FPGA & CPLD
Products (6357)
EP20K400EFC672-1N - 400K Gates APEX 20KE FPGA, BGA-672 | Intel
The Intel EP20K400EFC672-1N is a high-density APEX 20KE family FPGA integrating 400,000 system gates and 16,640 logic cells in a 672-ball fine-pitch BGA (FC-FBGA) package. Built on a 0.22 Āµm CMOS process, the device delivers up to 368 MHz core performance and supports MultiCoreā¢ architecture combining look-up tables (LUTs), product-term logic, and embedded memory blocks for true system-on-a-programmable-chip (SOPC) integration. The part operates from a 1.8 V core supply with a 2.5 V I/O supply and offers 502 user I/Os (488 user I/Os per Mouser listing). Industrial-grade temperature range spans 0 Ā°C to 85 Ā°C, and propagation delay is rated at 2.5 ns. An FPGA (Field-Programmable Gate Array) is a reconfigurable semiconductor containing programmable logic blocks, interconnect, and I/O cells that engineers can program post-manufacture to implement custom digital circuits. Within the broader hierarchy, FPGAs sit between general-purpose microcontrollers and application-specific integrated circuits (ASICs), offering hardware-level parallelism with software-like design flow. The APEX 20KE series is Intel's (formerly Altera's) MultiCore architecture family that combines four architectural elements - LUTs, product-term logic, embedded array blocks (EABs), and FastTrack interconnect - to support both register-rich datapaths and memory-intensive functions on one die. Key features of the EP20K400EFC672-1N include 16,640 logic elements, 502 user I/Os, 4 PLLs for clock management, embedded system blocks, and dedicated double-data-rate (DDR) support. The MultiCore architecture lets designers allocate logic between look-up table regions and embedded array blocks, optimizing for either combinational density or on-chip memory. The device supports in-system programmability via the IEEE 1149.1 JTAG interface, allowing configuration refresh without removing the part from the board. Typical applications include high-speed digital signal processing, telecommunications backplane interfaces, protocol bridging, custom peripheral controllers, and ASIC prototyping. The 400K-gate density suits designs that have outgrown smaller CPLDs but do not yet require a structured ASIC NRE investment. Designers typically target APEX 20KE for glue-logic aggregation, bus interface conversion, and pre-silicon validation of next-generation ASICs. When designing with this FPGA, plan power sequencing for the 1.8 V VCCINT before the 2.5 V VCCIO rail to avoid I/O latch-up. Verify JTAG chain integrity during bring-up, and use Intel's Quartus II design suite (the legacy toolchain for APEX 20KE) for synthesis, place-and-route, and timing closure. The part is also available in the EFC672-1N speed/temperature grade; alternative grades include -1X (extended temp) and -2 (faster speed). This page synthesizes distributor pricing, drop-in alternative listings from the same Intel APEX 20KE family, and practical design notes not found in the legacy APEX 20KE datasheet, giving engineers a faster path to BOM decisions on legacy Altera silicon.
EP20K400EFC672-1XN - APEX 20KE FPGA, 400K Gates, 672-BGA | Intel
The Intel EP20K400EFC672-1XN is a high-density APEX-20KE Field Programmable Gate Array (FPGA) delivering 400K system gates, 16,640 logic elements, and 212,992 bits of embedded RAM in a 672-ball FineLine BGA (FC-FBGA) package. It operates from a 1.8 V core supply and is built on a 0.18 Āµm CMOS process with 1.5 V I/O standards supported through MultiVolt I/O technology. An FPGA (Field Programmable Gate Array) is a reprogrammable integrated circuit composed of an array of configurable logic blocks (CLBs), programmable routing, and embedded memory and DSP resources. FPGAs sit within the broader semiconductor hierarchy as programmable logic devices (PLDs) between fixed-function ASICs and software-defined processors. They are widely used for parallel data processing, custom I/O interfaces, and hardware acceleration in applications requiring deterministic latency or high I/O bandwidth. The APEX-20KE family extends the APEX 20K architecture with enhanced embedded memory and MultiVolt support, making it suitable for bridging multiple logic interfaces on a single board. Key features of the EP20K400EFC672-1XN include 1,664 logic array blocks (LABs), 488 user I/O pins, 4 embedded PLL (phase-locked loop) blocks for clock management, and ESB (Embedded System Block) memory supporting dual-port RAM, ROM, and FIFO configurations. The device supports up to four configuration modes, including passive serial, passive parallel, and JTAG, enabling flexible in-system programming via IEEE 1149.1 boundary scan. Architecturally, the EP20K400EFC672-1XN combines look-up table (LUT)-based logic with dedicated carry chains, embedded multiplier blocks (in the 'E' series), and an enhanced interconnect fabric. The high gate count combined with 488 user I/Os makes it suitable for data-path-intensive designs that require a large number of external interfaces and parallel processing paths. Typical applications include telecom backplane bridging, high-speed serial protocol bridging, industrial control systems, custom DSP preprocessing, and ASIC prototyping. The wide I/O count supports legacy parallel bus standards such as PCI, and the embedded PLLs enable multiple clock-domain synthesis for SoC prototyping. When designing with this device, ensure that the 672-ball BGA fan-out is achievable on the target PCB stack-up; high-density BGAs typically require at least 6 PCB layers with microvia technology for reliable assembly. The Quartus design suite provides pre-built IP cores including DDRx controllers and PLL macros. This page consolidates distributor stock levels, parametric cross-references, drop-in alternative candidates, and design considerations that complement the manufacturer datasheet for the EP20K400EFC672-1XN.
EP20K400EFC672-2 - 400K Gates APEX 20KE FPGA | Intel / Altera
The Intel / Altera EP20K400EFC672-2 is a high-density APEX 20KE Field Programmable Gate Array (FPGA) from the APEX-20KE family, delivering 400,000 system gates and 16,640 logic elements in a 672-ball FineLine Ball Grid Array (FC-FBGA) package. The device operates at a core voltage of 1.8V with 488 user I/Os and a propagation delay of approximately 2.5 ns, making it suitable for high-performance logic integration in mid-2000s-era telecom, networking, and DSP applications. Its MultiCore architecture combines look-up tables (LUTs), embedded system blocks (ESBs) for memory, and product-term logic on a single die. An FPGA (Field Programmable Gate Array) is a type of programmable logic device (PLD) that allows engineers to implement custom digital circuits by configuring an array of configurable logic blocks (CLBs), interconnect, and I/O cells after manufacturing. FPGAs sit hierarchically between simple programmable logic (CPLDs) and fixed-function ASICs, offering higher logic density than CPLDs but lower per-unit cost than full ASICs at low volumes. APEX 20KE devices extend the original APEX 20K family by adding MultiCore interconnect and embedded memory, occupying the high-density tier within Altera's programmable logic portfolio at the time of release. Key features of the EP20K400EFC672-2 include 212,992 bits of embedded RAM, 488 maximum user I/Os, a 1.8V core supply with 2.5V tolerant I/O support, and a commercial operating temperature range of 0C to 85C. The FC-FBGA-672 package provides a 1.0 mm ball pitch, supporting high-pin-count designs with controlled impedance signal integrity. The device supports in-system programmability via JTAG and configuration via serial or parallel PROM interfaces, and was widely used in designs that required rapid prototyping before ASIC conversion. The APEX 20KE architecture integrates four types of logic structures: LUTs for register-intensive datapaths, product-term logic for control state machines, ESBs that can act as dual-port RAM, ROM, or CAM, and a high-bandwidth MultiCore interconnect that ties the structures together. This heterogeneous fabric allowed designers to place LUT-based and product-term logic in the same device without sacrificing utilization, an advantage over pure LUT-based FPGAs of that generation. Typical applications for the EP20K400EFC672-2 include telecommunications line cards, baseband processing in early 3G infrastructure, networking switches and routers, custom DSP pipelines, and PCI bus interface bridging. The high I/O count and embedded memory made it well-suited for packet processing engines and protocol conversion functions where multiple parallel interfaces had to be absorbed on a single device. When designing with this device, engineers should note that APEX 20KE parts have reached end-of-life status from Intel/Altera, and new designs should target Cyclone, Arria, or Stratix families. Existing designs should consider lifetime-buy planning and verify that the Quartus II design software version (13.0 SP1 or earlier for APEX support) is still available in the engineer's design flow. This page synthesizes distributor pricing, lifecycle status, drop-in alternatives from the same APEX 20KE family, and practical design notes that complement the official APEX 20KE datasheet from Altera. All specifications are cross-referenced against DigiKey, Mouser, and Octopart listings as of 2026-09-08.
EP20K400EFC672-2N - APEX 20KE 400K Gates FPGA 672-FBGA | Intel
The Intel / Altera EP20K400EFC672-2N is a member of the APEX 20KE family of programmable logic devices (PLDs) integrating 400,000 system gates, 16,640 logic elements (cells), and 488 user I/Os into a 672-pin Fine-pitch Chip-Scale Ball Grid Array (FC-FBGA) package. It is fabricated on a 0.22 um CMOS process, operates from a 1.8 V core supply with 2.5 V supply reference, and is specified for commercial operating temperature 0 to +85 C with internal propagation delay of 2.5 ns. An FPGA (Field-Programmable Gate Array) is a semiconductor device containing an array of configurable logic blocks (CLBs), programmable interconnects, and I/O cells that can be re-programmed to implement arbitrary digital logic. APEX 20KE belongs to Intel/Altera's MultiCore architecture family which integrates look-up table (LUT) logic with embedded memory blocks (ESBs), placing it within the broader hierarchy: programmable logic device -> CPLD/FPGA -> system-on-a-programmable-chip (SOPC) platform. Key features include 212,992 system gates equivalent capacity (per manufacturer ordering information), four-phase PLL clock management for on-chip clock synthesis, and embedded system blocks (ESBs) for distributed SRAM. The MultiCore architecture combines fine-grained LUT logic with coarse-grained embedded array blocks (EABs), enabling both data-path and control logic on a single die. The device supports in-system programmability via IEEE 1149.1 JTAG and serial configuration schemes. Typical applications include high-speed data processing prototypes, telecommunications line cards, industrial automation controllers, and rapid prototyping of digital signal processing pipelines. The 672-ball FBGA package provides ample signal integrity headroom for DDR memory interfaces and multi-channel LVDS signalling. Designers should use the Altera Quartus II design suite (legacy) for place-and-route and timing closure. Power sequencing of the 1.8 V VCCINT and 2.5 V VCCIO rails must follow Altera's APEX 20KE reference design to avoid JTAG configuration failures. Note that APEX 20KE is a mature, NRND/EOL family; long-lead-time orders should be confirmed with authorized distributors. This page synthesizes distributor pricing, drop-in pin-compatible alternatives, and practical design notes for the EP20K400EFC672-2N that are not consolidated on the legacy Altera datasheet, accelerating BOM validation and procurement decisions.
EP20K400EFC672-2X - APEX 20KE FPGA 400K Gates 672-BGA | Intel
The Intel (formerly Altera) EP20K400EFC672-2X is a member of the APEX-20KE family of high-density SRAM-based Field Programmable Gate Arrays, integrating 400,000 system gates, 16,640 logic elements, and 212,992 bits of embedded RAM in a 672-ball Fine-Pitch Ball Grid Array (FC-FBGA / BBGA) package. Built on a 0.18-micron CMOS process, the device operates from a 1.71 V to 1.89 V core supply and provides 488 user I/Os, making it one of the highest-density programmable logic devices of its generation. A Field Programmable Gate Array (FPGA) is a semiconductor integrated circuit that can be configured by the customer or designer after manufacturing. Architecturally, an FPGA sits within the broader hierarchy of programmable logic devices (PLDs) -> complex programmable logic devices (CPLDs) -> FPGAs -> SRAM-based FPGAs -> APEX-20KE family. The APEX-20KE architecture combines look-up tables (LUTs) with embedded memory blocks (ESBs) and supports MultiCore integration, which was industry-leading when introduced as one of the first PLDs marketed as a "system-on-a-programmable-chip" (SOPC) building block. Key features of the EP20K400EFC672-2X include 1,664 logic array blocks (LABs), 488 maximum user I/Os, 212,992 total RAM bits distributed across embedded system blocks, a MultiCore architecture combining LUT-based logic with dual-port RAM, and 4-phase PLL clock management. The "-2X" speed grade designates a faster speed bin than the standard -2 grade; the part operates at junction temperatures between 0 C and 85 C (commercial grade). Typical applications for the EP20K400EFC672-2X span telecommunications backplanes, industrial automation controllers, high-performance DSP preprocessing, and glue-logic aggregation where high gate count and abundant I/O outweigh the need for the latest process node. Because the APEX-20KE family predates Cyclone and Stratix, designers typically use it only as a long-life mature node or as a second-source drop-in for legacy designs. When designing with this FPGA, ensure the 1.8 V core and 3.3 V I/O supply rails are properly decoupled near the BGA balls with low-ESR ceramic capacitors. Programming is performed via the Altera ByteBlaster or USB-Blaster download cable through the JTAG or passive serial interface; configuration bitstreams are stored in external PROMs or flash. This page synthesizes distributor pricing, drop-in same-package alternatives, and practical design notes that go beyond the original datasheet.
EP20K400EFC672-3 - 400K Gate APEX-20KE FPGA 672-BBGA | Intel
The Intel (Altera) EP20K400EFC672-3 is a high-density APEX-20KE Field Programmable Gate Array (FPGA) IC delivering 16,640 logic elements (approximately 1,052,000 gates), 212,992 bits of embedded RAM, and 488 user I/Os in a 672-ball FineLine BGA package with a -3 speed grade. An FPGA (Field Programmable Gate Array) is a semiconductor device built around an array of configurable logic blocks (CLBs), embedded memory, and programmable interconnect that the user can redefine after manufacture. APEX-20KE belongs to the APEX (Advanced Logic Element Matrix) family and was Altera's first System-On-a-Programmable-Chip (SOPC) architecture, integrating look-up-table (LUT) based logic with embedded dual-port RAM and True-LVDS support so that complex glue-logic, datapath, and bus-interface functions can be consolidated into a single device. Key features of the EP20K400EFC672-3 include 488 maximum user I/Os, 1.8 V core supply with 2.5 V multi-voltage I/O support, on-chip PLL clock management, LVDS/True-LVDS compatible I/O pairs, and MultiCore architecture that combines fine-grained LUTs with embedded memory blocks (ESBs). The -3 speed grade denotes the fastest commercial-grade speed bin in this family and pairs with a 0 to 85 C operating temperature window. Architecturally, the device embeds 212 Kbits of distributed SRAM organized as embedded system blocks, each capable of true dual-port operation. Combined with dedicated multiplier/carry chains and high fan-out routing, the EP20K400 supports high-bandwidth datapath designs, bus interfaces (PCI, SDRAM), and protocol bridging on a single die. The 672-ball FineLine BGA provides controlled-impedance signal integrity for high-speed parallel buses. Typical applications include telecommunication line cards, industrial control and automation, networking switches/routers, and ASIC prototyping/emulation. APEX-20KE was widely adopted in mid-2000s designs and remains available as a long-lifecycle part for industrial and military refresh programs. Design consideration: ensure I/O bank supply voltages match the connected logic (3.3 V, 2.5 V, 1.8 V). Add decoupling on every VCCINT/VCCIO pin and verify JTAG chain integrity before in-system programming. This page synthesizes distributor inventory, same-package alternatives, and design context not found in the original datasheet.
EP20K400EFC672-3N - APEX 20KE 400K FPGA, 488 I/O | Intel / Altera
The Intel / Altera EP20K400EFC672-3N is a member of the APEX 20KE family of Field Programmable Gate Arrays (FPGAs) that delivers 400,000 system gates, 16,640 logic elements, and 212,992 bits of embedded RAM in a 672-pin FC-FBGA (Fine-pitch Chip-scale Fine-pitch Ball Grid Array) package. It exposes 488 user I/O pins, supports LVCMOS/LVTTL/LVDS/PCI interfacing, and operates from a 1.71 V to 1.89 V core supply with a propagation delay of 2.5 ns at speed grade -3. A Field-Programmable Gate Array (FPGA) is a type of integrated circuit whose logic fabric, interconnect, and I/O cells can be reconfigured after manufacture by the end user. The APEX 20KE device family introduced Altera's MultiCore architecture, which integrates look-up table (LUT) logic, embedded system blocks (ESBs) for dual-port RAM/ROM, and high-speed I/O on a single die - effectively an early System-on-a-Programmable-Chip (SOPC) platform. Within the broader taxonomy, this places FPGAs under Programmable Logic Devices (PLD) > CPLD/FPGA > Integrated Circuit > Semiconductor. Key feature highlights include the MultiCore architecture combining LUT-based logic with embedded array blocks, 4 PLLs for clock management, True-LVDS support, and a 1.05M-system-gate density ceiling. The device supports in-system programmability via serial configuration and is offered with both commercial (0 Ā°C to +85 Ā°C) and industrial temperature grades. Speed grade -3 is the second-fastest of the APEX 20KE family, with -2, -1, and -X slower options also available. Typical applications for the EP20K400EFC672-3N include high-performance digital signal processing, telecom baseband processing, networking line cards, and embedded control platforms where mid-1990s to early-2000s design ecosystems still remain in service. The combination of substantial embedded memory and abundant I/O makes it well suited for parallel datapath and protocol-bridging designs. When designing with this part, verify the exact package footprint (FC-FBGA-672) against the PCB land pattern and confirm configuration interface voltage compatibility with the selected PROM or processor. Note that the APEX 20KE family has been classified NRND/EOL by Intel in favor of newer Cyclone/Arria series, so lifecycle planning and last-time-buy inventory strategy are critical. This page synthesizes distributor pricing, pin-compatible drop-in alternatives, and practical design notes not found in the manufacturer datasheet alone, including comparison with related APEX 20KE speed grades and the same-density EFC672 footprint across speed bin -2 and -1.
EP20K400EFI672-2N - APEX-20K FPGA 16640 LEs 488 I/O FBGA-672 | Altera / Intel
The Altera (now Intel) EP20K400EFI672-2N is a member of the APEX-20KĀ® family of CMOS Field-Programmable Gate Arrays (FPGAs), delivering 16,640 logic elements, 212,992 bits of embedded RAM, and 488 user I/O pins in a 672-ball Fine-pitch BGA (FCBGA) package measuring 27 mm x 27 mm. It targets high-density, high-performance glue-logic and co-processing applications in telecom, networking, and DSP acceleration. Operating from a 1.71 V to 1.89 V core supply (VCCINT) and supporting up to 1,052,000 equivalent gates of logic capacity, the EP20K400 integrates 1,664 Logic Array Blocks (LABs) and 488 maximum user I/O pins arranged across multiple I/O banks. An FPGA (Field-Programmable Gate Array) is a type of integrated circuit whose digital logic function is defined after manufacture, allowing designers to program arbitrary combinational and sequential logic using hardware description languages (HDL) such as Verilog or VHDL. FPGAs occupy a position in the digital design hierarchy between fixed-function ASICs (which are cheaper in volume but cannot be modified) and microcontrollers (which run software but offer lower throughput). The APEX-20K family specifically introduced MultiCoreā¢ architecture combining lookup tables (LUTs), embedded memory, and dedicated carry/ cascade chains for arithmetic-intensive designs. Key features of the EP20K400EFI672-2N include the integrated 212,992-bit embedded SRAM distributed across the logic array, four phase-locked loops (PLLs) for clock management, and support for multiple I/O standards including LVTTL, LVCMOS, PCI, and LVDS via configurable I/O banks. The device supports in-system programmability via IEEE 1149.1 (JTAG) and Altera's passive serial/active serial configuration schemes. The industrial-grade operating range of -40 Ā°C to +100 Ā°C junction temperature makes it suitable for harsh-environment embedded systems. Architecturally, the EPEX-20K family combines fine-grained logic elements with embedded memory blocks, allowing true dual-port RAM implementations and FIFOs without consuming logic resources. The device supports multi-voltage I/O operation, allowing 3.3 V, 2.5 V, and 1.8 V interfaces simultaneously across separate I/O banks with level-shifting handled internally. This makes the EP20K400 particularly well-suited for bridging legacy 5 V-tolerant peripherals with modern low-voltage processors on the same board. Typical applications include high-speed data-path bridging, telecommunications line-card glue logic, DSP co-processing front-ends, ATM/SONET framer interfaces, and PCI-to-PCI bridge implementations. The 488 user I/Os make it useful for parallel bus aggregation in legacy industrial control systems and as a pre-processing stage for image or video pipelines. When designing with the EP20K400EFI672-2N, engineers must provide a stable 1.8 V core supply with adequate decoupling and respect the in-rush current profile during configuration. The FCBGA-672 package requires careful PCB stack-up design to route signals out of the dense 1.0 mm pitch ball grid without compromising signal integrity. This page synthesizes distributor pricing, lifecycle status, drop-in alternatives drawn from the Altera APEX-20K family, and practical design notes not aggregated on any single manufacturer or distributor page.
EP20K400EFI672-2X - 400K-Gate APEX 20KE FPGA, 672-FBGA | Intel
The Intel (formerly Altera) EP20K400EFI672-2X is a member of the APEX 20KE family of Field Programmable Gate Arrays (FPGAs) housed in a 672-ball FineLine BGA (FC-FBGA) package, integrating 400,000 system gates, 16,640 logic elements (LEs) and 212,992 bits of embedded memory, with 488 user I/O pins and a 1.8 V core supply. The device is fabricated on a 0.22 Āµm CMOS process and supports internal performance up to 223 MHz, making it suitable for high-density system-on-a-programmable-chip (SOPC) designs that combine lookup-table (LUT) logic, embedded array blocks (EABs) and distributed memory in a single MultiCore architecture. An FPGA (Field Programmable Gate Array) is a type of programmable logic device (PLD) that allows designers to configure logic resources and interconnects after manufacturing. Within the broader semiconductor taxonomy, FPGAs sit between standard logic ICs and ASICs: more flexible than fixed-function chips but lower per-unit cost than full-custom ASICs at low volumes. The APEX 20KE family specifically introduced MultiCore architecture that pairs fine-grain LUT logic with coarse-grain EAB memory, enabling SOPC integration of processors, memory and I/O on a single programmable fabric. Key features of the EP20K400EFI672-2X include 16,640 logic elements organized into Logic Array Blocks (LABs), 212,992 bits of RAM, 480 LVTTL/LVCMOS-compatible I/O organized into 8 I/O banks, four Phase-Locked Loops (PLLs) for clock management, and support for multiple I/O standards including LVTTL, LVCMOS, PCI and GTL+. The part is specified for the industrial 0 Ā°C to 85 Ā°C operating temperature range with a 1.71 V to 1.89 V core supply tolerance. Technically, the MultiCore architecture allows each logic element to operate as a 4-input LUT, a 16-bit shift register, or a small memory block, while EABs provide up to 2,048 bits each of synchronous dual-port RAM, ROM or content-addressable memory. The four embedded PLLs multiply, divide and phase-shift incoming clocks up to 223 MHz, eliminating off-chip clock generators in many designs. The 672-pin FineLine BGA package is a 27 mm Ć 27 mm FC-FBGA with 1.27 mm pitch that supports high-speed board designs with controlled-impedance signal paths. Typical applications include telecommunications line cards, industrial control and automation backplanes, high-speed data-acquisition front-ends, military/aerospace signal processing prototypes, and PCI-based I/O expansion cards. The combination of 488 user I/Os and 212,992 bits of embedded memory makes it well suited to designs that previously required a separate controller ASIC plus a discrete logic FPGA. Designers often pair the EP20K400EFI672-2X with external SDRAM and a microprocessor for embedded compute platforms. When designing with this device, allocate at least 20 % of logic utilization as headroom for place-and-route closure, and verify that LVTTL/LVCMOS drive strength is matched to each signal path. Power sequencing requires VCCINT (1.8 V) to ramp before VCCIO to prevent I/O latch-up; consult the APEX 20KE datasheet for the recommended sequencing diagram. The part is in the mature/end-of-life phase of its lifecycle - confirm long-term availability with Intel/Altera distributors before committing to new designs. This page synthesizes distributor pricing, drop-in APEX 20KE alternatives, comparison tables and design notes that are not found in a single datasheet, helping engineers quickly decide whether the EP20K400EFI672-2X fits their high-density programmable-logic application.
EP20K400FC672-1XGZ - 400K Gate APEX-20KE FPGA, 502 I/O, 672-FBGA | Intel
The Intel (formerly Altera) EP20K400FC672-1XGZ is a high-density APEX-20KE Field-Programmable Gate Array (FPGA) in the 672-pin Fine-Pitch Ball Grid Array (FBGA) package, integrating approximately 400,000 system gates with up to 502 user I/O pins. Per the manufacturer product listing, this device belongs to the APEX-20KE family and features the MultiCore architecture combining embedded system blocks (ESBs) for memory and logic fabric. A Field-Programmable Gate Array (FPGA) is a type of programmable logic device (PLD) that uses configurable logic blocks (LUTs), programmable interconnects, and dedicated I/O cells to implement arbitrary digital circuits after PCB assembly. APEX-20KE sits in the hierarchy: APEX-20KE -> APEX 20K family -> programmable logic -> CMOS ASIC-replacement IC. The 2.5V core supply and CMOS process technology place it in the older high-density programmable logic generation, predating modern 28nm/14nm FPGAs but still widely deployed in long-lifecycle industrial and communications equipment. Key features of the EP20K400FC672-1XGZ include 16,640 logic elements/cells, a propagation delay of 2.5 ns, and 212,992 bits of embedded memory. The 672-FBGA package exposes 502 general-purpose I/O pins supporting multiple I/O standards (LVTTL, LVCMOS, PCI, GTL+) per the APEX-20KE datasheet family. The -1 speed grade denotes the slowest commercial speed bin (compared to -2 and -3 grades), trading timing margin for cost. Technically, the APEX-20KE combines look-up-table-based logic elements with embedded system blocks that can be configured as dual-port RAM, ROM, or content-addressable memory. The MultiCore architecture allows the embedded memory and logic fabric to be sized independently for each design, and the deterministic interconnect fabric supports high-speed datapath placement for DSP, telecom, and glue-logic functions. Typical applications include telecommunications backplane glue logic, industrial control and factory automation controllers, network routers and switches, DSP coprocessing, and legacy ASIC replacement in long-lifecycle military and avionics systems. Engineers choose APEX-20KE specifically for designs that must remain bit-identical with installed OEM equipment, where migration to a newer FPGA family would require extensive re-validation. A critical design consideration when using the EP20K400FC672-1XGZ is power-rail sequencing and I/O bank VCCIO configuration - mis-setting bank voltages can cause permanent damage to I/O buffers. Always use Altera Quartus II (legacy) or equivalent programming tools and follow the JTAG configuration sequence in the APEX-20KE handbook. This page synthesizes distributor availability, drop-in APEX-20K family alternatives, and practical design guidance not found in the manufacturer datasheet alone.
EP20K400FC672-2 - 400K Gates APEX-20K FPGA, 502 I/O | Intel
The Intel (formerly Altera) EP20K400FC672-2 is a high-density APEX-20K Field Programmable Gate Array (FPGA) fabricated on a 0.22 Āµm CMOS process, delivering 400,000 system gates and 16,640 logic elements in a 672-ball FineLine BGA (FC-FBGA) package. It integrates 502 user I/O pins, 212,992 bits of embedded memory, and operates at up to 200 MHz core frequency from a 2.5 V supply with 2.5 ns propagation delay. An FPGA (Field Programmable Gate Array) is a reprogrammable semiconductor device that combines configurable logic blocks (CLBs), programmable interconnects, and I/O cells on a single die. The APEX-20K family pioneered the MultiCore architecture integrating look-up tables (LUTs), product-term logic, and embedded system blocks (ESBs) for on-chip memory, making it a System-on-a-Programmable-Chip (SOPC) platform. FPGAs sit hierarchically under programmable logic devices (PLD), alongside CPLDs, and above standard logic ICs in the semiconductor taxonomy. Key features of the EP20K400FC672-2 include 1664 Macrocells, 502 maximum user I/O, 2.5 ns pin-to-pin propagation delay (-2 speed grade), embedded SRAM organized via ESBs, MultiVolt I/O supporting multiple interface standards, and a 672-pin FC-FBGA package suitable for high-density surface-mount designs. The device supports in-system programming via the IEEE 1149.1 JTAG interface and is configured from a serial PROM or system memory. The APEX-20K architecture combines four types of logic resourcesāLUTs for register-intensive functions, product-term logic for wide combinational paths, ESBs for memory and arithmetic, and a high-bandwidth interconnect fabric. With 0.22 Āµm CMOS technology and 2.5 V core, the EP20K400FC672-2 achieves a balance of density and power efficiency for telecom, networking, and DSP applications. Typical applications include telecommunications infrastructure, high-speed data switching, DSP co-processing, prototyping ASICs, and industrial control systems. The 672-ball BGA package supports high-speed signal integrity required by parallel bus interfaces and LVDS links. When designing with this device, ensure proper decoupling with 0.1 ĀµF and 0.01 ĀµF capacitors near each power pin. Configuration storage via EPC2 or EPC16 serial configuration devices is recommended for production. The device is now in EOL/NRND statusādesigners of new systems should consider Cyclone or Stratix families. This page synthesizes distributor stock, FPGA family cross-references within the APEX-20K portfolio, and design notes not consolidated in the original Altera datasheet.
EP20K400FC672-3 - APEX 20K 400K FPGA, 672-FBGA | Altera
The Altera (Intel Programmable Solutions Group) EP20K400FC672-3 is a member of the APEX 20K family of FPGAs (Field-Programmable Gate Arrays) implementing 400,000 system gates over 16,640 logic elements (cells) with MultiCore architecture. The device is housed in a 672-pin fine-pitch BGA (FBGA) package operating at a 2.5 V core supply, with 502 user I/O pins and propagation delay figures in the 2.5 ns class, making it a high-density programmable platform for SOPC (System-On-a-Programmable-Chip) integration. The -3 speed grade indicates the commercially fastest silicon bin in this family. An FPGA (Field-Programmable Gate Array) is a type of integrated circuit containing an array of programmable logic blocks, interconnect, and I/O cells that an engineer can configure post-manufacture to implement arbitrary digital functions. Within the taxonomy, the APEX 20K belongs to the high-density SRAM-based FPGA family, sitting between CPLDs (Complex Programmable Logic Devices) at lower density and ASICs (Application-Specific Integrated Circuits) at higher NRE cost. APEX 20K pioneered the MultiCore architecture that integrates lookup-table (LUT) logic, embedded system blocks (ESBs) for memory and specialized functions, and high-speed interconnect into a single fabric supporting SOPC integration, where a soft processor core, peripherals, and custom logic coexist on one die. Key features of the EP20K400FC672-3 include 16,640 logic elements, 502 user I/Os, MultiCore architecture with embedded system blocks, a 672-pin FC-FBGA (Fine-pitch Chip-scale BGA) package for high pin density, 0.22 Āµm CMOS process technology, 167 MHz internal performance, and a -3 commercial speed grade. The 672-BGA footprint maximizes I/O escape routing for high-bandwidth designs while consuming compact board area compared to equivalent QFP packages. The APEX 20K architecture combines look-up table logic for combinatorial and registered functions with embedded array blocks (EABs/ESBs) that can be configured as RAM, ROM, or specialized arithmetic pipelines. The MultiCore interconnect is segmented to optimize critical-path delays, supporting 167 MHz operation in pipelined datapaths. Designers targeting the EP20K400FC672-3 typically use the Quartus II or MAX+PLUS II toolchain (legacy support) for synthesis, place-and-route, and timing closure. Typical applications for the EP20K400FC672-3 span telecommunications infrastructure (ASIC prototyping, glue logic, high-speed datapath bridging), industrial control and factory automation (custom protocol conversion, real-time control), DSP front-ends (preprocessing, filtering), and legacy computing interfaces (PCI bridges, memory controllers). The 502 user I/Os and 16,640-cell density target medium-complexity system integration where ASIC NRE cost is not justifiable. When designing with this device, verify that the 672-FBGA land pattern and 2.5 V core supply meet your PCB manufacturing and power-delivery budget. Because the APEX 20K family has been in maintenance/legacy status for many years, plan a lifecycle risk-mitigation path: stock a safety inventory, evaluate Cyclone-series successors for new designs, and confirm your compiler toolchain version supports the device. JTAG programming via ByteBlaster or similar download cables is the standard configuration path. This page synthesizes distributor pricing, drop-in same-package alternatives from the APEX 20K family, and practical design notes not found in the manufacturer datasheet, providing a single decision-grade reference for procurement and engineering teams working with the EP20K400FC672-3.
EP20K400FC672-3V - 400K Gates APEX 20K FPGA 672-FBGA | Altera
The Altera (Intel) EP20K400FC672-3V is a member of the APEX 20KC programmable logic device family delivering up to 400,000 system gates with MultiCore architecture that integrates look-up table (LUT) logic, product-term logic, and embedded memory in a single fabric. The device is supplied in a 672-ball FineLine BGA (FC-FBGA, 27x27 mm) and supports an I/O count of 502 pins. Core voltage is 1.71 V to 1.89 V (2.5 V referenced in legacy datasheets for the APEX 20K Vccint rail with separate Vccio banks), and the silicon is fabricated on a 0.22 Āµm process. Total embedded RAM is 212,992 bits (16640 logic elements / 16,640 cells typical) and the -3 speed grade delivers typical performance up to 167 MHz internal, with a 3.6 ns pin-to-pin delay. An FPGA (Field-Programmable Gate Array) is a programmable logic device containing an array of configurable logic blocks (CLBs), programmable interconnect, and I/O cells that engineers can configure after manufacture to implement arbitrary digital logic. FPGAs sit within the broader semiconductor hierarchy as a sub-category of programmable logic devices (PLDs), themselves part of the logic IC family. The APEX 20K family was one of the first PLDs to combine LUT logic with embedded system blocks (ESBs) that double as dual-port RAM, ROM, or CAM, enabling system-on-a-programmable-chip (SOPC) integration. Key features of the EP20K400FC672-3V include 16,640 logic elements (cells), 212,992 bits of embedded memory, 502 user I/O, MultiCore architecture with embedded system blocks, in-system programmability via IEEE 1149.1 JTAG, and 5 V tolerant I/O with PCI-compliant drivers. The device supports up to 167 MHz internal operation and is suitable for high-density glue-logic, bus-interface, and datapath-replacement designs. Typical applications for the EP20K400FC672-3V include telecommunications line-card controllers, high-speed data-path bridge logic, industrial control backplanes, PCI/PCI-X bus interfaces, and legacy ASIC prototyping. Engineers select this part when a large LUT/embedded-memory fabric is required on a single 5 V tolerant device with proven APEX toolchain support. When designing with this device, observe Vccint decoupling per the APEX 20KC datasheet (DS-APEX20K-5.1): use 0.1 ĀµF and 0.01 ĀµF ceramic capacitors close to every Vccint/Vss pair, and provide a minimum of eight 0.2 ĀµF bulk capacitors around the package perimeter. Signal-integrity simulations are recommended above 100 MHz to control simultaneous-switching noise across the 502 I/O. This page synthesizes distributor pricing, drop-in same-package alternatives from the Site MPN list, and practical design notes that are not found on the manufacturer datasheet alone.
EP20K400FC672-3X - APEX 20K 400K Gates FPGA, 672-BGA | Altera
The Altera EP20K400FC672-3X is a high-density APEX 20K family Field-Programmable Gate Array (FPGA) housed in a 672-ball Fine-pitch BGA package (FC-FBGA / FCBGA). Built on a 0.22 Āµm CMOS process, the device integrates approximately 400,000 gates with 16,640 logic cells and 1664 macrocells, supported by MultiCore architecture that combines look-up table (LUT) logic with embedded memory blocks. It provides 502 user I/O pins (496 dedicated I/O lines per the MicrochipUSA listing) and runs from a 2.5 V core supply with 3.3 V/5 V tolerant I/O banks. The -3X speed grade targets a maximum clock frequency of 181.82 MHz with a typical propagation delay of 2.07 ns, making it suitable for high-throughput datapath and bus-interface designs. An FPGA (Field-Programmable Gate Array) is a semiconductor integrated circuit containing configurable logic blocks (CLBs), programmable interconnect, and I/O cells that the designer can program after manufacture using a hardware description language (HDL). FPGAs occupy the middle ground between fixed-function ASICs and software-driven processors: they deliver hardware-level parallelism and deterministic latency while remaining fully re-programmable. APEX 20K is a system-on-a-programmable-chip (SOPC) family combining look-up-table logic with embedded cache logic (CAM) and dual-port RAM, enabling a single chip to host microcontrollers, datapaths, memory, and high-speed interfaces. Key features of the EP20K400FC672-3X include 16,640 logic elements, 1664 macrocells, MultiCore LUT/CAM architecture, 2.5 V core supply, JTAG/IEEE 1149.1 boundary-scan support, in-system programmability via Altera ByteBlaster or MasterBlaster, and a per-pin I/O slew-rate control. The 672-ball FC-FBGA package supports high-density board layouts with controlled-impedance traces for clock distribution and high-speed LVDS/HSTL signaling. Typical applications include telecommunication line cards, high-speed data-acquisition systems, DSP co-processing front-ends, and industrial control backplanes where parallel logic, large embedded memory, and high I/O count are required. The 502-pin I/O budget comfortably accommodates wide memory buses (e.g., 64-bit SDRAM) alongside multiple standard interfaces such as PCI, UTOPIA, or POS-PHY. The 0.22 Āµm process offers robust 3.3 V/5 V PCI compatibility that newer sub-100 nm FPGAs have abandoned. Designers should note that the APEX 20K family is mature and approaching end-of-life; long-term availability should be verified against Altera/Intel lifecycle notices before committing to new production designs. The 672-ball BGA requires multilayer PCB fabrication with microvia or via-in-pad technology for reliable assembly and controlled-impedance routing. When migrating to newer families, consider Altera Cyclone III/IV/V or Stratix equivalents, although footprint and core-voltage changes will require PCB re-layout.
EP20K400FC672-4 - APEX 20K FPGA 400K Gates 672-BBGA | Intel
The Intel (formerly Altera) EP20K400FC672-4 is a member of the APEX 20K programmable logic device family, a multi-vendor-architecture (MultiCore) FPGA that integrates look-up table (LUT) logic, embedded system blocks (ESBs) for memory, and I/O elements on a single device. This variant is housed in a 672-ball FineLine BGA (FC) package and is graded for the -4 speed bin (the -4 corresponds to the slowest commercial speed grade in the APEX 20K family, making it suitable for cost-sensitive designs where timing closure is not the primary concern). An FPGA (Field-Programmable Gate Array) is a type of programmable logic device that allows designers to configure digital logic after manufacturing. Within the broader semiconductor taxonomy, FPGAs belong to programmable logic devices -> digital ICs -> integrated circuits. The APEX 20K family pioneered the combination of LUT-based logic and embedded memory in a single fabric, predating the modern Stratix/Cyclone families and serving as a stepping stone to today's heterogeneous SoC FPGAs. The EP20K400FC672-4 delivers up to 400,000 typical gates (roughly 212,992 logic elements per the -1 variant datasheet), 212,992 system gates, 16640 logic elements, and 502 Kbits of embedded memory distributed across the embedded system blocks. Per the verified distributor and datasheet records, the device carries a Moisture Sensitivity Level (MSL) of 3 and a peak reflow rating of 220 C, consistent with surface-mount BGA assembly. Applications for this part span legacy communications infrastructure, industrial control, ASIC prototyping, and glue-logic replacement on legacy boards where the design has been validated against APEX 20K timing models. The 672-pin BGA package supplies abundant user I/O for memory interfaces and parallel bus expansion. Designers working with this part typically rely on the Altera/Intel Quartus II design environment (legacy support). Note that the APEX 20K family has been classified NRND/EOL by Intel in favor of newer Cyclone/Stratix devices, so availability should be verified before starting new designs. The page below combines distributor pricing, equivalent APEX 20K alternatives, and design notes not synthesized in any single manufacturer document.
EP20K400FC784-1 - APEX 20K 400K-Gate FPGA 784-BGA | Altera
The Altera EP20K400FC784-1 is a member of the APEX 20K family of programmable logic devices, integrating 400,000 gates of logic capacity with up to 212 Kbits of embedded memory in a 784-ball PBGA package. It operates from a nominal 2.5 V core supply (2.375 V to 2.625 V range) and supports a maximum clock frequency of 6.1 GHz, making it suitable for high-throughput parallel processing designs. An APEX 20K device is a fine-grained, multi-vendor architecture (MVAA) PLD that combines look-up table (LUT)-based logic, embedded array blocks (EABs) for memory, and a high-bandwidth interconnect. In the broader taxonomy, the APEX 20K is a high-density FPGA positioned between the older FLEX 10K and the later Stratix families, optimized for data-path and DSP-style functions on a single programmable die. Key features include 212 Kbits of embedded SRAM, four dedicated clock inputs, multiVolt I/O supporting 1.8 V/2.5 V/3.3 V interfaces, JTAG boundary-scan test, and an embedded PLL for clock multiplication and skew management. The device supports in-system configuration via serial or parallel configuration modes using Altera MAX+PLUS II or Quartus design tools. The APEX 20K architecture combines four-input LUTs grouped into Logic Array Blocks (LABs) with EABs that can implement dual-port RAM, ROM, FIFOs, and multiplier functions. This heterogeneous fabric, the first of its kind in the industry when introduced, allows efficient implementation of both control logic and data-path arithmetic on the same device. Designers can allocate logic and memory density independently to optimize silicon utilization. Typical applications include telecommunications line-card processing, ASIC prototyping, high-speed data acquisition front-ends, and DSP co-processing. The combination of high logic density, embedded memory, and flexible I/O made the APEX 20K family a popular platform for telecom infrastructure and test equipment in the early 2000s. When designing with this device, allocate configuration pins carefully: dedicated configuration, JTAG, and clock pins have fixed locations and cannot be repurposed. The 784-ball PBGA package requires a 1.27 mm ball pitch PCB layout with controlled-impedance routing for high-speed I/O. Always consult the APEX 20K datasheet before designing the power decoupling network, as the device has multiple VCC rails (core, I/O banks, PLL). This page synthesizes Altera APEX 20K family specifications, alternative sourcing options, and PCB layout guidance not found in the original manufacturer datasheet. Engineers seeking an EP20K400FC784-1 replacement should review the alternatives section, which lists same-package APEX 20K variants with identical ball maps.
EP20K400FC784-2 - APEX 20K 400K Gate FPGA, 784-BGA | Altera
The Altera EP20K400FC784-2 is a member of the APEX 20K programmable logic device family, delivering 400,000 system gates in a 784-ball FineLine BGA (FC) package at industrial speed grade -2. Built on a 0.22 Āµm CMOS SRAM process with embedded multi-time-programmable (but electrically volatile) Look-Up Table (LUT) and Embedded System Block (ESB) architecture, the EP20K400C combines high-density programmable logic with up to 212 Kbits of dual-port RAM distributed across ESBs, all on a single die. The part is part of the broader APEX 20K family, which pioneered the combination of LUT logic and embedded memory blocks that later evolved into modern Stratix-class architectures. An FPGA (Field Programmable Gate Array) is a programmable logic device family that lets engineers implement custom digital logic, register files, FIFOs, RAMs, and arithmetic functions on a single IC after fabrication. APEX 20K sits in the hierarchy: programmable logic -> FPGA -> high-density SRAM-based FPGA -> APEX 20K family. The device is configured at power-up from an external serial or parallel PROM (EPCS / EPC16-class erasable PROMs), and because it is SRAM-based it is re-programmable in-system indefinitely. Key features of the EP20K400C include 400,000 typical system gates (approximately 16,640 logic elements / 3,300 4-input LUTs per family datasheet), 212 Kbits of embedded RAM distributed across ESBs, support for LVTTL, LVCMOS, PCI, SSTL-2, SSTL-3, GTL+, and CTT I/O standards, up to 4 dedicated FastTrack Interconnect rows/columns, and a maximum of 488 user I/O pins in the 784-ball BGA. The device operates from a 2.5 V core and supports MultiVolt I/O interfacing to 3.3 V, 2.5 V, and 1.8 V buses, with hot-socketing capability for live insertion into backplanes. The -2 speed grade places this part in the commercial/industrial performance tier (typical toggling around 100-180 MHz internally, depending on routing and design style). 4-input LUTs feed a fast carry-chain for arithmetic, and the ESBs can be configured as dual-port RAM, ROM, CAM, or small multipliers. JTAG (IEEE 1149.1) boundary-scan testing is supported on every pin, easing board-level test and in-system programming flows. Typical applications include telecom backplane glue logic, industrial automation controllers, custom peripheral bridges (PCI to local bus, UART to FIFO), DSP pre/post-processing pipelines, and prototyping platforms for ASIC emulation. The high gate count also makes it a viable candidate for early-stage ASIC prototyping where design iterations outpace mask turns. When designing with this part, plan for an external configuration PROM (e.g., EPC16 or EPCS64) since the EP20K400C is SRAM-volatile, and budget at least 12-16 layer PCB routing for the 784-ball FC-BGA escape. Decoupling must include a 0.1 ĀµF cap per VCCIO/VCCINT power pin pair plus bulk 47 ĀµF tantalum on each supply rail. Engineers considering migration paths should also evaluate the Stratix II family as the natural successor for new designs, since APEX 20K is no longer recommended for new programs. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found in the manufacturer datasheet, with engineering detail optimized for sourcing engineers, FPGA architects, and lifecycle-planning procurement teams.
EP20K400FC784-3 - APEX 20K 400K Gates FPGA, BGA-784 | Intel
The Intel (formerly Altera) EP20K400FC784-3 is a member of the APEX 20K family of programmable logic devices, delivering up to 400,000 typical gates in a 784-ball FineLine BGA (FC) package at speed grade -3. As a MultiCore architecture device, it combines Look-Up Table (LUT) logic, Embedded System Blocks (ESBs) for memory and product-term functions, and a high-bandwidth interconnect fabric on a single die. A Field Programmable Gate Array (FPGA) is a semiconductor IC containing an array of configurable logic blocks (CLBs), programmable interconnect, and programmable I/O cells that can be rewired to implement arbitrary digital circuits after manufacture. Within the broader taxonomy, the EP20K400 belongs to the programmable-logic-device family, which sits under digital logic ICs and, more generally, under Integrated Circuits (ICs) and semiconductors. APEX 20K is Intel/Altera's first MultiCore FPGA architecture, integrating both fine-grain LUT logic and coarse-grain embedded array blocks (EABs/ESBs) for true hardware-software co-design. Key features of the EP20K400 include maximum system gates up to 1,052,000, up to 21,168 logic elements, 212,992 RAM bits distributed across embedded system blocks, 4 PLLs for clock management, and 488 user I/O pins in the FC784 package. Speed grade -3 indicates a commercial-temperature AC performance grade. MultiVolt I/O support (1.8V, 2.5V, 3.3V, 5.0V) lets the device bridge multiple logic levels without external translators. The APEX 20K architecture combines four-input LUT-based logic elements with embedded array blocks (ESBs) that can each implement RAM, ROM, FIFO, or product-term logic. This dual-grain structure allows efficient implementation of wide datapaths (via LUTs) and large memory structures (via ESBs) on the same silicon. The high-performance interconnect uses FastTrack routing to deliver predictable timing across the die. Typical applications include telecommunications line cards, network switches and routers, DSP co-processing, high-speed data acquisition front-ends, custom peripheral controllers, and ASIC prototyping for designs targeting up to ~1M system gates. The 488 user I/Os make the FC784 well suited to bus-intensive designs. When designing with this device, plan for legacy 0.18 Āµm process power behavior: I/O supply current scales with toggle rate, so decoupling must follow Intel/Altera's AN 117 reference. Speed grade -3 is not the fastest in the family; -1/-2 grades are preferred when timing margin is tight. Note that APEX 20K is mature/legacy and is generally supported from distributor stock only - confirm long-term availability before new design-in.
EP20K400FG672-2 - APEX 20K FPGA 400K Gates 672-BGA | Altera
The Altera (now Intel) EP20K400FG672-2 is a member of the APEX 20K programmable logic family, delivering up to 400,000 system gates of logic with up to 21,500 logic elements in a 672-ball FineLine BGA package. The device integrates an embedded MultiCore architecture that pairs a LUT-based fabric with Embedded System Blocks (ESBs) implementing True Dual-Port SRAM, content-addressable memory, and product-term logic, enabling single-chip implementation of logic, memory, and DSP functions. An FPGA (Field-Programmable Gate Array) is a programmable logic device that combines a sea of configurable logic blocks (LUTs), programmable interconnect, and I/O cells on a single die. APEX 20K belongs to the hierarchy: FPGA -> programmable logic device -> logic IC -> integrated circuit -> semiconductor. APEX 20K extended Altera's earlier FLEX 10K family by adding MultiCore interconnect and embedded dual-port RAM blocks, and was later superseded by APEX 20KE and the Stratix series. Key features include a -2 speed grade targeting internal logic clocking, support for multiple I/O standards including LVTTL, LVCMOS, PCI, SSTL, and GTL+, and high-speed interconnect through the MultiCore routing fabric. The EP20K400 provides dedicated clock, clock-enable, and clear signals per Logic Array Block (LAB), supporting efficient pipelined designs. Technical depth: the -2 speed grade positions this part between the -1 (faster) and -3 (slower) grades of the same die, balancing timing margin and cost. The device is built on a 0.18-micron CMOS process and operates from a 2.5 V core supply with separate VCCIO bank supplies for mixed-voltage I/O. Typical applications include telecommunications line cards, ASIC prototyping, complex state-machine controllers, and high-speed data path glue logic. The APEX 20K family was commonly used in designs that needed significant on-chip memory without an external SRAM. When designing with EP20K400FG672-2, engineers should use the legacy Altera Quartus II (or MAX+PLUS II for backward compatibility) toolchain, as APEX 20K is no longer supported by Quartus Prime Pro Edition. Plan migration to APEX 20KE or Stratix for new designs. This page synthesizes distributor availability, same-family drop-in alternatives, and practical migration guidance not consolidated in any single manufacturer document.
EP20K400FI672-1 - 400K APEX-20K FPGA 672-BGA | Altera / Intel
The Altera (now Intel) EP20K400FI672-1 is a high-density member of the APEX 20K family of Field Programmable Gate Arrays (FPGAs), delivering 400,000 typical gates (212,992 logic elements / 16,640 logic array blocks) in a 672-ball PBGA package (JESD-30 code S-PBGA-B672) with 502 user I/O pins and 4 dedicated inputs. Fabricated in CMOS with a 2.5 V core supply (2.375 V ā 2.625 V), the device supports 1.0 mm terminal pitch and a square body approximately 26Ć26 mm to 27Ć27 mm depending on datasheet revision. What is an FPGA? An FPGA (Field-Programmable Gate Array) is a reconfigurable digital integrated circuit whose logic fabric, interconnect, and I/O cells can be programmed by the end user after manufacture, sitting in the taxonomy: programmable logic device ā CPLD/FPGA ā semiconductor ā integrated circuit. The APEX 20K family pioneered Altera's multi-level look-up table plus embedded memory architecture, combining fine-grained logic with system-level blocks (ESBs) for memory and arithmetic, and is hierarchically positioned as: APEX 20K ā APEX family ā Altera high-density FPGA ā programmable logic device family. Key features of the EP20K400FI672-1 include 212,992 logic elements, 16,640 LABs (Logic Array Blocks), 502 user I/O lines, 4 dedicated inputs, an internal CMOS core, a -1 speed grade, and industrial operating temperature. The 'F' suffix denotes a FineLine BGA package, the 'I' denotes industrial temperature, and '672' denotes the 672-pin BGA ball grid. The device integrates ESBs (Embedded System Blocks) that provide on-chip dual-port RAM and CAM with widths up to 32 bits. Typical applications include telecommunications infrastructure (ATM switch fabrics, SONET/SDH framing, DSLAMs), high-speed data-path prototyping, DSP co-processing, glue-logic integration in ASIC prototyping, and PCI/PCI-X bus bridges where the 502 I/O are sufficient to terminate 64-bit buses with parity. The architecture's parallel multiplier support and on-chip memory make it suitable for pre-processing pipelines feeding external processors. When designing with the EP20K400FI672-1, engineers must observe Altera's APEX 20K I/O assignment guidelines, use the Quartus II design tool (which supports legacy APEX devices via the MAX+PLUS II or Quartus MAX device support path), and respect the LVCMOS/LVTTL I/O standard supply sequencing. Because the part is mature and on Altera/Intel last-time-buy or obsolete status, sourcing should be qualified against authorized distributors and qualified aftermarket channels. This page synthesizes distributor stock indicators, same-family drop-in pin-compatible variants, and practical design notes not found in the manufacturer datasheet.
EP20K400FI672-1N - APEX 20K 400K Gates FPGA, 672-BGA | Intel / Altera
The Intel (formerly Altera) EP20K400FI672-1N is a member of the APEX 20K family of programmable logic devices, delivering up to 400,000 system gates in a 672-pin FineLine BGA package with industrial temperature grade. Built on a CMOS process with MultiCore architecture, it integrates Logic Array Blocks (LABs), Embedded System Blocks (ESBs) for memory and dual-port RAM, and FastTrack interconnect for predictable timing. The "-1N" suffix denotes the fastest speed grade (speed grade -1) and the N suffix indicates lead-free / industrial grade assembly. An FPGA (Field-Programmable Gate Array) is a programmable logic device (PLD) that combines the integration density of an ASIC with the design flexibility of in-system reconfigurability. Within the broader semiconductor taxonomy, an FPGA sits under programmable logic ICs -> logic ICs -> integrated circuits. APEX 20K belongs to the second-generation multi-core architecture family, which preceded the Stratix / Cyclone lines and remains supported through Altera's legacy device programs for long-life-cycle industrial, telecom, and defense designs. Key features include 16,640 logic elements, 212,992 RAM bits distributed across ESBs, 4 phase-locked loops (PLLs), 502 user I/O pins, support for multiple I/O standards (LVTTL, LVCMOS, PCI, GTL+, SSTL-2/3, HSTL, LVDS), and in-system programmability via IEEE 1149.1 JTAG or passive serial configuration. The device operates from a 2.5V core supply with separate VCCIO banks for I/O standard compatibility. Architecturally, the EP20K400 combines 16 MegaLAB structures, each containing 16 LABs and one ESB, providing a regular fabric that simplifies timing closure and floorplanning. The 672-ball FineLine BGA offers high signal density for designs requiring hundreds of I/O, while the 26x26 mm body suits high-density PCB layouts. The "-1" speed grade provides the fastest tpd in the family, important for high-throughput datapath designs. Typical applications include telecom infrastructure (SONET/SDH framer, ATM switch), industrial control (motion control, motor drive signal processing), test and measurement (logic analyzer capture, pattern generation), military/aerospace (radar signal preprocessing, secure communications), and legacy ASIC prototyping. The APEX 20K is widely used in long-lifecycle programs where the -40C to +85C industrial temperature range and proven process maturity outweigh the advantages of newer families. When designing with the EP20K400FI672-1N, plan power decoupling on every VCC and VCCIO pin and provide a minimum 4-layer PCB stack-up for signal integrity on the FastTrack routing. Configuration must be driven from a compatible PROM (EPC2 or EPC16) or a microprocessor, and unused I/O banks must still be powered. This page synthesizes distributor pricing, drop-in alternatives from the same APEX 20K family, and practical design notes not consolidated in the manufacturer datasheet.
EP20K400FI672-1X - APEX 20K 400K-Gate FPGA, 672-BGA | Intel
The Intel (formerly Altera) EP20K400FI672-1X is a high-density APEX 20K family Field Programmable Gate Array (FPGA) integrating up to 400,000 typical gates in a 672-ball FineLine BGA package. It combines a look-up table (LUT)-based logic fabric with embedded dual-port RAM blocks (EAB/LAB) and supports up to 488 user I/O pins with 212,992 bits of embedded memory. An FPGA (Field Programmable Gate Array) is a type of programmable logic device (PLD) that allows engineers to implement custom digital logic by configuring an array of configurable logic blocks (CLBs), interconnect, and I/O cells after manufacture. FPGAs sit within the broader hierarchy of programmable logic -> logic IC -> integrated circuit -> semiconductor, offering higher density and performance than CPLDs while remaining reconfigurable in-system, unlike ASICs. The APEX 20K architecture pioneered multi-core integration by combining logic, memory, and I/O on a single die optimized for system-on-a-chip (SoC) prototyping and high-bandwidth datapaths. Key features include 16640 logic elements, 212,992 RAM bits, 488 maximum user I/O, and 4 dedicated inputs. The device operates with a nominal core supply of 2.5 V (range 2.375 V to 2.625 V) and supports I/O standards via selectable VCCIO banks. The speed grade "-1X" denotes an enhanced commercial speed bin. The 672-BGA package provides a 27 x 27 mm substrate area suitable for high-density board designs requiring maximum pin count. Architecturally, the EP20K400 employs the APEX 20K multi-core structure: MegaLAB blocks each contain 16 LABs, 1 EAB (Embedded Array Block) of 2,048 bits plus RAM/ROM functions, plus MegaLAB interconnect. Configuration is via serial or parallel PROM or in-system via JTAG. PLLs are not present; clock management relies on dedicated clock inputs and DLLs. Typical applications include telecommunications line cards, ASIC prototyping, custom datapath acceleration, video processing, and high-speed bus interfaces. The APEX 20K family supports PCI, LVDS, SSTL, GTL+, and other I/O standards when paired with appropriate VCCIO levels. When designing with this part, verify that VCCINT and VCCIO rails meet 2.5 V and the selected I/O standard respectively. Unused I/O pins must be configured per the Quartus/MAX+PLUS II documentation to avoid leakage. This page synthesizes distributor pricing, drop-in same-package alternatives, and design considerations that are not consolidated in the manufacturer datasheet.
EP20K400FI672-1XN - APEX 20K FPGA 400K Gates BGA-672 | Intel
The Intel (formerly Altera) EP20K400FI672-1XN is a high-density APEX 20K family Field-Programmable Gate Array (FPGA) combining 400,000 system gates with 16,640 logic elements in a 672-ball FineLine BGA package. It is fabricated on a 0.18 micrometer CMOS process and operates from a 2.5 V core supply with 2.5 V / 3.3 V multi-voltage I/O support, making it compatible with mixed-voltage system designs. The device integrates up to 212 Kbits of embedded system memory and supports LVCMOS, LVTTL, PCI, and other common I/O standards. An FPGA (Field-Programmable Gate Array) is a type of programmable logic device (PLD) containing an array of configurable logic blocks (CLBs), programmable interconnect, and dedicated I/O cells. FPGAs are designed to be reconfigured by the customer after manufacture, allowing engineers to implement custom digital logic, state machines, glue logic, DSP pipelines, and even soft processor cores on a single silicon device. They sit within the broader taxonomy of programmable logic -> logic ICs -> integrated circuits, alongside CPLDs, PALs, and GALs. APEX 20K was Intel/Altera's first family to merge Look-Up Table (LUT) based logic with embedded memory blocks, predating the modern Stratix and Cyclone series. Key features include 16,640 logic elements (LEs), approximately 400,000 typical gates, 212 Kbits of embedded SRAM, four Phase-Locked Loops (PLLs) for clock management, and support for LVDS and PCI I/O standards. The device offers up to 488 user I/O pins, allowing direct interfacing with high-pin-count peripherals, memory buses, and backplane connectors. MultiVolt I/O compatibility allows the part to bridge 2.5 V core logic with 3.3 V or 5 V-tolerant external signals, simplifying mixed-voltage board designs. The EP20K400FI672-1XN uses a SRAM-based configuration cell, meaning the device must be reconfigured at every power-up from an external PROM (typically EPC16 or EPC8) or via JTAG. The built-in JTAG (IEEE 1149.1) boundary-scan interface simplifies board-level testing and in-system programming. The four on-chip PLLs provide clock multiplication, division, phase shifting, and duty-cycle control, which is critical for source-synchronous interfaces such as DDR memory controllers and LVDS links. Typical applications include telecommunications line cards, high-speed image and video processing pipelines, ASIC prototyping, DSP co-processing in wireless base stations, and industrial control systems that demand high logic density. The wide I/O count also makes the device suitable for legacy PCI bus bridges and custom parallel backplane glue logic. Designers typically use the Quartus II or MAX+PLUS II development environment for synthesis, place-and-route, and bitstream generation. When designing with this device, note that the FineLine BGA-672 package requires a multi-layer PCB with microvia or via-in-pad technology for reliable assembly, and that the part is a legacy / NRND product in Intel's FPGA portfolio. Customers should verify long-term supply availability and consider migrating to a Cyclone, Stratix, or newer Agilex device for new designs. The JTAG configuration chain should be protected by appropriate ESD and series-termination on TCK/TMS lines.
EP20K400FI672-2 - 400K Gates APEX-20K FPGA, 502 I/O, 672-FBGA | Altera
The Altera EP20K400FI672-2 is a member of the APEX-20K family of Field Programmable Gate Arrays (FPGAs) integrating up to 400,000 gates and 16,640 logic elements in a single device, housed in a 672-pin Fine-pitch Ball Grid Array (FBGA) package. It offers 502 user I/Os, 212,992 bits of embedded memory, and supports a core supply of 2.5V manufactured on a 0.22 Āµm CMOS process. The device is specified for commercial operating temperature 0 Ā°C to 85 Ā°C and a maximum internal frequency of 200 MHz. An FPGA (Field Programmable Gate Array) is a programmable logic device that combines the high-density gate-array architecture with user-defined interconnect and logic, allowing designers to implement complex digital systems, glue logic, datapath functions, and even embedded processors on a single silicon die. APEX-20K belongs to the hierarchical class of programmable logic devices (PLDs), above CPLDs, and represents the first PLD family to integrate a true system-on-a-programmable-chip (SOPC) capability via its MultiCore architecture combining look-up tables (LUTs), product-term logic, and embedded memory. Key features of the EP20K400FI672-2 include the APEX-20K MultiCore architecture integrating LUT-based logic, embedded system blocks (ESBs) for memory and product-term logic, 4 dedicated Phase-Locked Loops (PLLs) for clock management, multi-voltage I/O support including 1.8V, 2.5V, and 3.3V interfaces, and a dedicated configuration interface supporting JTAG, Passive Serial, and Passive Parallel modes. The 502 user I/Os in a 672-pin FCBGA provide ample connectivity for memory buses, processor interfaces, and high-speed parallel datapaths. The architecture combines Look-Up Table (LUT) logic, Product-Term logic, and Embedded System Block (ESB) memory blocks on a single fabric. The 0.22 Āµm CMOS process and 2.5V core supply represent late-1990s high-density FPGA technology. With 200 MHz maximum internal frequency and 212,992 bits of embedded memory, the device supports high-throughput designs in communications, video processing, and protocol bridging applications. Typical applications include telecommunications infrastructure, high-speed data acquisition, custom DSP pipelines, image and video processing engines, and embedded control systems. The high I/O count makes it suitable for memory-intensive designs and multi-bus bridging. When designing with this FPGA, ensure proper decoupling on each power rail, follow Altera's power sequencing guidelines, and use the Quartus II design suite (with legacy support) for place-and-route. The 672-FBGA package requires careful PCB layout for thermal management and signal integrity. This page synthesizes distributor pricing, drop-in APEX-20K family alternatives, and practical design notes not found in the legacy datasheet, helping sourcing engineers and embedded designers evaluate the EP20K400FI672-2 in legacy and maintenance applications.