5M80ZT100C4N vs 5M80ZT100A5N Comparison

Detailed side-by-side comparison of 5M80ZT100C4N by Intel and 5M80ZT100A5N by Altera. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.

Specification Comparison

Parameter 5M80ZT100C4N 5M80ZT100A5N
Brand Intel Altera
Category FPGA & CPLD FPGA & CPLD
Lifecycle Status Active Active
Stock Status In Stock In Stock
Unit Price (USD) $5.45 $1.85
Family MAX V MAX V
Logic Elements (LEs) 80 —
Macrocells 64 —
Pin-to-Pin Delay (tPD) 7.5 ns —
Maximum User I/O Pins 79 —
Number of Global Clocks 4 —
User Flash Memory 8 Kbit —
Core Voltage (VCCINT) 1.8 V —
I/O Voltage (VCCIO) 1.5 V / 1.8 V / 2.5 V / 3.3 V —
Package TQFP-100 (T100) 100-pin TQFP (T100)
Mounting Type Surface Mount Surface Mount
Operating Temperature 0C to +85C (Commercial) —
Process Technology 0.18 µm flash CMOS —
Configuration Method Non-volatile flash (instant-on) —
Programming Interface JTAG (IEEE 1149.1) JTAG (IEEE 1149.1 / IEEE 1532)
RoHS Status Compliant Compliant
Macro Cells — 64
Logic Elements / LABs — 8 Logic Array Blocks (LABs)
Maximum User I/O — 80 (in TQFP-100 package)
Pin-to-Pin Propagation Delay (tPD) — 7.5 ns
Maximum Internal Frequency (fMAX) — 118.3 MHz
Core Supply Voltage (VCCINT) — 1.8 V
I/O Bank Supply Voltage (VCCIO) — 1.2 V / 1.5 V / 1.8 V / 2.5 V / 3.3 V (multi-voltage banks)
User Flash Memory (UFM) — 8 Kbits (typical for MAX V 64-macrocell device)
Configuration Memory — Non-volatile, on-chip flash
Operating Junction Temperature — -40 C to +125 C (automotive/industrial grade)
MSL Level — 3 (per JEDEC J-STD-020)
Automotive Qualification — AEC-Q100 (A5N suffix)
Supply Current (typical) — [DATA_NEEDED: Icc typical]
Global Clock Networks — 4
Lead-Free / Halogen-Free — Yes / Yes (per Altera lead-free roadmap)

Datasheets & Resources

Browse All Products Create BOM Request Quote