EP2S60F1020C3 vs EP2S60F1020C4N Comparison

Detailed side-by-side comparison of EP2S60F1020C3 by Altera and EP2S60F1020C4N by Intel. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.

Specification Comparison

Parameter EP2S60F1020C3 EP2S60F1020C4N
Brand Altera Intel
Category FPGA & CPLD FPGA & CPLD
Lifecycle Status Obsolete Obsolete
Stock Status In Stock In Stock
Unit Price (USD) $1,380.00 $67.00
Series Stratix II Stratix II
Family Stratix II FPGA Stratix II (EP2S60)
Logic Elements (LEs) 60,440 —
Logic Array Blocks (LABs) 3022 3,022
Total RAM Bits 2,544,192 bits (2.5 Mbit) —
User I/O Count 718 —
Number of I/O Banks [DATA_NEEDED: I/O banks] —
DSP Blocks (18x18 multipliers) 144 18x18 multipliers (36 DSP blocks) —
PLLs 12 —
Global Clock Networks 18 —
Maximum Internal Frequency 816.99 MHz —
Core Voltage 1.2 V 1.2 V
Process Technology 90 nm CMOS 90 nm CMOS
Operating Temperature 0C to +85C (commercial, C3 speed grade) —
Package 1020-ball FC-FBGA 1020-ball FC-FBGA (Fine-pitch Chip-Scale BGA)
Package Body Size 33 mm x 33 mm, 1.0 mm ball pitch —
Mounting Type Surface Mount Surface Mount (BGA)
Supplier Device Package 1020-BGA —
Speed Grade C3 —
RoHS Status Compliant EU RoHS compliant with exemption (per Arrow listing)
Logic Elements — 60,440
Adaptive Logic Modules (ALMs) — 30,220 (approx.)
Embedded Memory (bits) — 2,544,192
Embedded Memory Blocks — M512/M4K/M-RAM TriMatrix memory
DSP Blocks (18-bit x 18-bit) — Up to 48 (24 per DSP block column pair typical)
User I/Os — 718
Maximum Core Frequency — 711.24 MHz (per Arrow listing)
Operating Temperature Grade — Commercial (C4 suffix indicates commercial, speed grade 4)
Configuration Modes — Passive Serial, Fast Passive Parallel, JTAG
PLLs / Clock Networks — Yes - on-chip PLLs and global clock networks

Datasheets & Resources

Browse All Products Create BOM Request Quote