XC9572XL-5CS48C vs XC9572XL-7CS48I Comparison

Detailed side-by-side comparison of XC9572XL-5CS48C by AMD and XC9572XL-7CS48I by AMD. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.

AMD
XC9572XL-7CS48I XC9572XL-7CS48I - 3.3V 72-Macrocell CPLD | AMD/Xilinx

XC9572XL-7CS48I - 3.3V 72-Macrocell CPLD | AMD/Xilinx

XC9572XL-7CS48I ✗ End of Life

Specification Comparison

Parameter XC9572XL-5CS48C XC9572XL-7CS48I
Brand AMD AMD
Category FPGA & CPLD FPGA & CPLD
Lifecycle Status Active End of Life
Family XC9500XL XC9500XL
Macrocells 72 72
Usable Gates 1600 1600
User I/O 38 —
Logic Blocks 4 —
Pin-to-Pin Propagation Delay (tPD) 5 ns —
System Frequency (max) 178.6 MHz —
Supply Voltage 3.3 V 3.3 V
Process Technology 0.35 um CMOS Flash —
Package 48-ball CSBGA (7x7 mm), CS48 48-ball CSBGA (CS48)
Mounting Type Surface Mount (BGA) Surface Mount (BGA)
Temperature Grade Commercial (C suffix) —
Operating Temperature Range 0C to +70C Industrial (-40C to +85C)
Program/Erase Cycles (min) 10,000 —
In-System Programmable (ISP) Yes —
Programming Interface JTAG (4-wire, IEEE 1149.1 boundary scan per datasheet) —
Flash Retention 20 years —
Standby Current [DATA_NEEDED: standby current ICC] —
RoHS Status Compliant —
Development Software Xilinx ISE —
Function Blocks — 4
Speed Grade — -7
Pin-to-Pin Propagation Delay — 7.5 ns
Maximum System Frequency — 125 MHz
Technology — 0.35 um FastFlash CMOS
In-System Programmability — JTAG ISP (IEEE 1149.1 boundary scan compliant per manufacturer datasheet)
Program / Erase Cycles — 10000 minimum
Product Term Availability — 5 direct product terms per macrocell
Output Configuration — 2 outputs or bidirectional I/O per macrocell with individual OE control

Datasheets & Resources

Browse All Products Create BOM Request Quote