集積回路

サブカテゴリ

📁 ADC/DAC 3,100+ 製品 📁 アンプIC 1,900+ 製品 📁 オーディオコーデック 18 製品 📁 オーディオIC 2 製品 📁 クロック＆タイミング 670+ 製品 📁 Comparator ICs 1 製品 📁 DSP 1,100+ 製品 📁 データ収集IC 2 製品 📁 デジタルポテンショメータ 4 製品 📁 ディスプレイドライバ＆コントローラ 1 製品 📁 FPGA & CPLD 7,300+ 製品 📁 インターフェースIC 3,400+ 製品 📁 LEDドライバ 1 製品 📁 ロジックIC 460+ 製品 📁 メモリIC 870+ 製品 📁 マイクロコントローラ 20,000+ 製品 📁 マイクロプロセッサ 4 製品 📁 モータドライバ 1 製品 📁 その他 1 製品 📁 Sensor and Detector Interfaces 1 製品 📁 専用IC 15 製品 📁 ビデオIC 14 製品

製品 (39,000+)

IDTADC1212D080HN-C1 - Dual 12-bit 80MSPS ADC, 64-VFQFPN | Renesas
IDTADC1212D080HN-C1

IDTADC1212D080HN-C1 - Dual 12-bit 80MSPS ADC, 64-VFQFPN | Renesas

The Renesas IDTADC1212D080HN-C1 is a dual-channel 12-bit pipelined analog-to-digital converter sampling at 80 MSPS, packaged in a 64-pin VFQFPN (9x9 mm). Two independent ADC channels share a common reference and clock, enabling synchronous I/Q sampling for communications, instrumentation, and imaging front ends. The device supports CMOS digital outputs with DDR/SDR modes per channel selection. An ADC (analog-to-digital converter) is a mixed-signal integrated circuit that samples continuous-time analog waveforms at a fixed rate and produces a quantized digital code proportional to the input voltage. Pipelined ADCs use a multi-stage architecture where each stage resolves a few bits of resolution while a residue is passed to the next stage, achieving both high sampling rates (tens to hundreds of MSPS) and 10-14 bit resolution. In the broader taxonomy, the IDTADC1212D080HN-C1 sits within: ADC -> data converter -> data acquisition IC -> mixed-signal IC -> semiconductor. It is a member of Renesas' (formerly IDT) ADC1212D080 family of dual 12-bit 80/105/125 MSPS converters. Key specifications include 12-bit resolution with no missing codes, 80 MSPS maximum sampling rate, and integrated input buffer with adjustable full-scale range. The 64-VFQFPN package provides a compact footprint with an exposed thermal pad for low thermal resistance. Power consumption is typically below 600 mW at 80 MSPS from a single 1.8V analog and 1.8V/3.3V digital supply, enabling use in thermally constrained designs. Application areas include medical imaging (ultrasound AFE), communications receivers (IF/baseband sampling), industrial instrumentation (data acquisition), and multi-channel test equipment. The dual-channel architecture is well suited to diversity receivers, MIMO front ends, and I/Q demodulation paths. When integrating this part, ensure the analog input network is bandwidth-matched to the ADC's input bandwidth and that the clock source meets the ADC's aperture/jitter specifications. Decouple supplies with low-ESR ceramic capacitors placed adjacent to the AVDD/DRVDD pins, and provide a solid ground plane under the exposed paddle for thermal dissipation. This datasheet aggregates distributor inventory data, Renesas-equivalent pin-compatible alternates, and practical layout guidance not consolidated elsewhere, providing an at-a-glance buying and design reference that complements the manufacturer datasheet.

見積もり お問い合わせ
IDTADC1212D080HN-C18 - 12-bit 80MSPS Dual ADC | Renesas
IDTADC1212D080HN-C18

IDTADC1212D080HN-C18 - 12-bit 80MSPS Dual ADC | Renesas

The Renesas IDTADC1212D080HN-C18 is a 12-bit resolution, dual-channel pipelined analog-to-digital converter (ADC) sampling at 80 MSPS per channel, housed in a 64-pin VFQFPN (9x9 mm) exposed-pad package. Originally branded under IDT (Integrated Device Technology), this part belongs to the ADC1212D family of high-speed CMOS pipeline ADCs optimized for multi-channel data-acquisition systems where footprint density and conversion rate matter equally. The integrated dual-channel architecture lets one silicon die replace two discrete ADC ICs, simplifying board layout while halving FPGA/MCU I/O pin counts for sample-data interfaces. What is a pipelined ADC? A pipelined analog-to-digital converter is a high-speed ADC architecture that processes samples through multiple cascaded low-resolution stages, each stage resolving a few bits and feeding a residue to the next. Unlike successive-approximation (SAR) ADCs that need one conversion per bit, pipelined ADCs achieve much higher sample rates (tens to hundreds of MSPS) at modest power, making them the dominant architecture for communications, imaging, and instrumentation. Within the broader taxonomy: ADC -> data converter -> mixed-signal IC -> semiconductor. Key specifications include 12-bit resolution with ENOB typically near 10-11 bits at Nyquist, dual analog inputs with independent sample-and-hold stages, CMOS-compatible digital outputs, and LVDS/CMOS selectable output modes depending on family variant. The 64-VFQFPN 9x9 mm exposed-pad package provides a thermal resistance low enough to dissipate the typical 250-400 mW per channel without external heatsinking, while the exposed pad enables direct PCB top-layer ground pour soldering. In circuit topology, the ADC1212D typically accepts differential analog inputs centered on a common-mode voltage (often 0.9V to 1.1V), driven by a high-bandwidth ADC driver op-amp such as the THS4631 or ADA4932. The clock input accepts LVCMOS/LVDS-compatible differential clocks, and a stable low-jitter clock source (such as a dedicated PLL or crystal oscillator) is required to keep aperture-delay variation low. Typical applications include multi-channel digital oscilloscopes, medical ultrasound beamforming front-ends, software-defined radio (SDR) baseband digitizers, and industrial non-destructive-testing imaging arrays. The dual-channel architecture also makes it attractive for I/Q demodulation chains in radar and Wi-Fi front-ends where matched-channel performance is critical. When designing in this converter, ensure the analog input common-mode voltage matches the ADC's internal reference, place the ADC driver op-amp within 100 mils of the analog input pins, and flood the package exposed pad with a continuous ground plane to meet the thermal dissipation budget. This page synthesizes distributor pricing, drop-in compatible same-package variants from the Renesas/IDT ADC1212D family, and practical design notes not consolidated in any single manufacturer datasheet.

見積もり お問い合わせ
IDTADC1212D105HN-C1 - Dual 12-bit 105MSPS ADC | Renesas | 64-VFQFPN
IDTADC1212D105HN-C1

IDTADC1212D105HN-C1 - Dual 12-bit 105MSPS ADC | Renesas | 64-VFQFPN

The Renesas IDTADC1212D105HN-C1 is a dual 12-bit, 105 MSPS pipelined analog-to-digital converter housed in a 64-pin VFQFPN (9x9 mm) exposed-pad package. It provides two simultaneous 12-bit conversion channels at up to 105 MSPS each, with selectable CMOS or LVDS DDR digital outputs. The -C1 suffix designates the commercial temperature grade, making the part suited to lab, instrumentation, and general-purpose industrial systems. An analog-to-digital converter (ADC) is a data-acquisition component that translates continuous analog signals into discrete digital codes for downstream DSP, FPGA, or processor consumption. Pipeline ADCs like the ADC1212D use a multi-stage architecture with per-stage sample-and-hold and residue amplification, achieving high sampling rates with low latency at moderate resolution. The 12-bit class sits between 10-bit general-purpose converters and 14-16 bit precision converters, serving communications, imaging, and test-equipment applications where moderate dynamic range is acceptable. Key features of the IDTADC1212D105HN-C1 include dual 12-bit conversion channels at 105 MSPS, integrated input buffer and sample-and-hold, selectable CMOS or LVDS DDR output interfaces, and a wide input common-mode range. The pipelined architecture provides consistent latency from sample to output, simplifying synchronization in multi-channel systems. Power consumption is held modest through the use of CMOS output stages. Typical applications include communications base-station receive paths, medical imaging front-ends, radar and sonar signal processing, industrial inspection cameras, and general-purpose data-acquisition cards. The exposed-pad package ensures a low thermal resistance, enabling sustained high sampling rates without thermal throttling in enclosed chassis. When designing with this device, ensure the exposed pad is soldered to a continuous ground plane for thermal dissipation and ground return. Use differential clock inputs to minimize jitter; LVDS DDR outputs require a 100 ohm termination at the receiver. The internal reference may be bypassed for precision applications.

見積もり お問い合わせ
IDTADC1212D105HN-C18 - Dual 12-bit 105 MSPS ADC | IDT/Renesas
IDTADC1212D105HN-C18

IDTADC1212D105HN-C18 - Dual 12-bit 105 MSPS ADC | IDT/Renesas

The Renesas (formerly IDT Integrated Device Technology) IDTADC1212D105HN-C18 is a dual 12-bit pipelined analog-to-digital converter (ADC) sampling at 105 megasamples per second (MSPS) per channel, housed in a 64-pin VFQFPN (9x9 mm) package. Each of the two ADC channels delivers 12-bit resolution with a bipolar analog input range, supporting a single 1.8 V analog supply rail and LVDS-compatible digital outputs for low-EMI multi-channel data acquisition systems. A pipelined ADC is a multi-stage converter architecture that distributes the conversion task across cascaded low-resolution stages, each of which samples-and-hold the residue for the next stage. The pipelined approach allows high sampling rates (here 105 MSPS per channel, 210 MSPS interleaved) while consuming low power per conversion, making this architecture the workhorse of communications, medical imaging, instrumentation and digital oscilloscope front-ends. By placing two ADCs in one die, the device also offers simultaneous-sampling operation for I/Q demodulation and beam-forming radar where the relative phase of two channels must be preserved. Key features include dual 12-bit core ADCs at 105 MSPS per channel, single 1.8 V supply operation, LVDS digital outputs, programmable full-scale input range, internal voltage reference, and a separate output supply (DRVDD) for LVDS common-mode interfacing. The 64-pin VFQFPN 9x9 mm footprint integrates exposed thermal pad for low-junction-temperature operation in dense multi-channel boards. In the system hierarchy, this part belongs to the analog-to-digital converter family -> data converter -> signal-chain IC -> mixed-signal semiconductor. Renesas acquired IDT in 2019 and continues to manufacture and support the ADC1212D105HN family. The C18 designator in the part number typically identifies the die revision and the 105MSPS speed grade. Typical applications include dual-channel digital oscilloscopes, communications receiver IF sampling, medical ultrasound beam-formers, multi-antenna Wi-Fi/5G base-station observation receivers, and multi-axis industrial vibration monitoring. The dual-core simultaneous sampling is ideal where channel-to-channel phase coherence must be preserved. When designing with the dual ADC, place the 1.8 V AVCC decoupling capacitors within 2 mm of the analog supply pins and provide an unbroken analog ground plane tied to the exposed pad. Match trace lengths for LVDS differential pairs to maintain lane-to-lane skew below 50 ps. This page synthesizes distributor pricing, drop-in pin-compatible alternatives from the IDT/ADC1212 family, and PCB layout notes beyond the manufacturer datasheet, helping engineers shorten sourcing and design-in time.

見積もり お問い合わせ
IDTADC1215S080HN-C1 - 12-bit 80MSPS Pipeline ADC | IDT/Renesas
IDTADC1215S080HN-C1

IDTADC1215S080HN-C1 - 12-bit 80MSPS Pipeline ADC | IDT/Renesas

The IDT (Integrated Device Technology, now Renesas) IDTADC1215S080HN-C1 is a monolithic 12-bit, 80 MSPS (mega-samples per second) pipelined analog-to-digital converter housed in a 40-pin HVQFN (6x6 mm) exposed-pad package. It delivers one differential analog input channel with on-chip sample-and-hold and an internal voltage reference optimized for high-speed IF sampling in communications, imaging and instrumentation systems. Operating from a single 3.0 V to 3.6 V analog supply, the device achieves 80 MSPS conversion rates suitable for software-defined radio, medical ultrasound, and baseband signal acquisition. A pipelined ADC is a multi-stage converter architecture in which each stage samples and quantizes a coarse portion of the input, then passes an amplified residue to the next stage; this design delivers high sample rates at moderate power dissipation, making it the dominant topology for 12-16 bit converters operating between 10 MSPS and 500 MSPS. The IDTADC1215S080HN-C1 belongs to the IDT/Renesas ADC1215 family of single-channel pipelined ADCs, a category that sits hierarchically under data converter ICs -> ADC -> pipelined ADC -> high-speed ADC -> semiconductor. Compared with successive-approximation (SAR) ADCs, pipelined converters trade absolute latency for sample-rate headroom, which is the key reason this part is chosen over a SAR when the system must digitize wide-bandwidth analog signals. Key features include 12-bit resolution with no missing codes, an internal bandgap reference, CMOS-compatible digital outputs, and an LVTTL/CMOS-compatible clock input. The on-chip input buffer and reference simplify external analog design, while the standard binary twos-complement or offset-binary output coding integrates seamlessly with downstream FPGAs or DSPs. The 40-pin HVQFN exposed-pad package provides a low thermal-resistance path for heat extraction, critical because the device can dissipate several hundred milliwatts at 80 MSPS. The architecture uses a 9-stage pipeline with a 3-bit first stage to balance linearity against latency, and includes proprietary digital error correction that removes comparator sparkle-induced errors. According to the IDT datasheet history this part was published 2010-10-19, making it a mature high-volume converter used in long-lifecycle products. Typical applications span software-defined radio (SDR) baseband and IF digitizers, medical ultrasound front-ends, high-speed instrumentation and oscilloscope front-ends, radar and lidar signal acquisition, and industrial imaging. The 80 MSPS rate is sufficient to digitize IF signals up to roughly 30-35 MHz without aliasing, satisfying most narrow-band communications and ultrasound front-end requirements. When designing with this part, pay attention to analog input common-mode voltage and clock jitter: a 12-bit 80 MSPS ADC needs an aperture jitter under 1 ps RMS to preserve SNR, and the analog input must be AC-coupled or DC-biased within the datasheet's specified common-mode window. This page synthesizes distributor pricing, drop-in alternatives drawn from the Site MPN list and web data, and practical design notes not found in the manufacturer datasheet.

見積もり お問い合わせ
IDTADC1215S080HN-C18 - 12-Bit 80 MSPS 1-Channel ADC | IDT/Renesas
IDTADC1215S080HN-C18

IDTADC1215S080HN-C18 - 12-Bit 80 MSPS 1-Channel ADC | IDT/Renesas

The IDT (Integrated Device Technology, now Renesas Electronics America) IDTADC1215S080HN-C18 is a 12-bit resolution, 80 MSPS sampling rate, single-channel pipelined Analog-to-Digital Converter (ADC) housed in a 40-pin HVQFN (6x6 mm) exposed-pad package. The -C18 suffix indicates a specific speed bin and reel packaging. The device targets high-speed data acquisition systems where low power and small PCB footprint are critical. An ADC (Analog-to-Digital Converter) is a data converter integrated circuit that samples continuous analog signals and translates them into discrete digital codes for processing by FPGAs, microcontrollers, or DSPs. Pipeline ADCs like the IDTADC1215S080HN-C18 occupy the middle ground between flash converters (fastest, highest power) and successive-approximation register (SAR) ADCs (lowest power, slower sample rates). They are the workhorse architecture for IF sampling, ultrasound, instrumentation, and communications receivers operating between 40 MSPS and 250 MSPS. Key features include 12-bit resolution with single-channel input, a pipelined conversion architecture supporting up to 80 MSPS, and differential analog inputs suited to high spurious-free dynamic range (SFDR) performance. The 40-VFQFPN exposed-pad package provides low thermal resistance (typically 30-40 C/W theta_J-A) for reliable operation across the industrial -40C to +85C temperature range. The part is also RoHS compliant. In terms of architecture, pipelined ADCs use multiple low-resolution stages (commonly 1.5-bit per stage) with inter-stage residue amplifiers and digital correction logic. This yields high throughput at modest die area and power; the IDTADC1215S080HN-C18 typically operates from a single 3.3 V analog supply plus a 3.3 V or 1.8 V digital supply, depending on the reference design. Typical applications include IF/baseband digitisation in communications receivers, medical imaging front-ends, portable test and measurement, industrial process control, and radar signal capture. The wide input bandwidth and 80 MSPS rate suit narrowband and broadband signal chains. When designing with this ADC, follow the manufacturer's reference layout: place bypass capacitors as close to each supply pin as possible, bond the exposed pad to a solid ground plane, and route the analog inputs as a 100 ohm differential pair for best SFDR. This page synthesizes distributor stock data, drop-in pin-compatible alternatives, and practical layout notes not consolidated in any single source.

見積もり お問い合わせ
IDTADC1215S105HN-C18 - 12-Bit 105 MSPS ADC w/ Input Buffer | Renesas
IDTADC1215S105HN-C18

IDTADC1215S105HN-C18 - 12-Bit 105 MSPS ADC w/ Input Buffer | Renesas

The Renesas IDTADC1215S105HN-C18 is a single-channel, 12-bit pipelined analog-to-digital converter (ADC) sampling at up to 105 MSPS, integrated with an on-chip input buffer and supporting both CMOS and LVDS DDR digital outputs in a 40-pin VFQFN exposed-pad package. It belongs to the ADC1215S series of single 12-bit ADCs originally developed by Integrated Device Technology (now part of Renesas). Headline specifications include 12-bit resolution, 105 MSPS sampling rate, integrated input buffer, and selectable CMOS or LVDS DDR output interfaces. An ADC (Analog-to-Digital Converter) is a data-acquisition integrated circuit that samples continuous analog signals and converts them into discrete digital codes for downstream processing by FPGAs, DSPs, or microcontrollers. Pipelined ADCs such as the ADC1215S use a multi-stage architecture to achieve high sampling rates (tens to hundreds of MSPS) while maintaining moderate resolution (10-14 bits), making them the workhorse of communications infrastructure, medical imaging, and industrial test equipment. Within the broader hierarchy they sit under Data Acquisition ICs, which in turn belong to the signal-chain and power-management semiconductor family. Key features of the IDTADC1215S105HN-C18 include a wide analog input bandwidth supported by the integrated buffer, low spurious-free dynamic range (SFDR) optimized for IF-sampling applications, dual data-rate LVDS output for low-pin-count FPGA interfacing, and a small 6x6 mm 40-VFQFN footprint with an exposed thermal pad. The on-chip buffer eliminates the need for an external high-bandwidth op-amp driver, simplifying the analog front-end and reducing BOM cost. The part is specified over the industrial temperature range and supports single 3.3V analog and digital supply operation. The architecture combines a track-and-hold front end, a multi-stage pipelined switched-capacitor core, and a digital error-correction block. The integrated input buffer is a unity-gain wideband amplifier that presents a high impedance to the source and drives the switched-capacitor sampling network internally, which relaxes source-impedance matching and reduces gain-error drift over temperature compared to unbuffered ADC designs. Typical applications include wireless base-station IF sampling, cable-modem and set-top box tuners, medical ultrasound beamformers, portable and benchtop oscilloscopes, and high-speed industrial data-acquisition cards. The dual-output-interface feature (CMOS / LVDS DDR) lets the same part serve both low-cost MCU-based systems and high-performance FPGA-based signal processors. A key design consideration is the requirement for a clean, low-noise analog supply and well-bypassed reference; the exposed thermal pad must be soldered to a sufficiently large ground copper pour for proper heat dissipation and for the lowest possible package-inductance ground return. A common-pitfall warning: when interfacing the LVDS DDR outputs to a 1.8V FPGA, confirm VDD of the ADC's digital outputs and the FPGA's LVDS bank are matched or use an external level translator. This page consolidates distributor pricing, package-level data, and a drop-in alternative list that is not present in the manufacturer datasheet itself, giving engineers a faster path to second-source validation and BOM risk reduction.

見積もり お問い合わせ
IDTADC1215S125HN-C1 - 12-Bit 125 MSPS 1-Ch ADC | Renesas
IDTADC1215S125HN-C1

IDTADC1215S125HN-C1 - 12-Bit 125 MSPS 1-Ch ADC | Renesas

The Renesas IDTADC1215S125HN-C1 is a 12-bit, 125 MSPS, single-channel pipelined analog-to-digital converter (ADC) housed in a 40-pin VFQFPN (6x6 mm) package with an exposed thermal pad. It is part of the IDT/Intersil/Renesas high-speed ADC family acquired from Integrated Device Technology, and is specified for 1 input channel at 125 MSPS conversion rate with a pipelined architecture optimized for IF/baseband digitization. An ADC (Analog-to-Digital Converter) is a data acquisition mixed-signal IC that samples continuous analog input voltages and converts them into discrete digital codes at a defined sample rate, expressed in samples per second (MSPS). The 12-bit pipelined architecture places this part in the mid-resolution high-speed tier — between 10-bit general-purpose ADCs and 14-16 bit precision converters — and it is widely used in communications, imaging, and instrumentation equipment. Within the Renesas portfolio it sits in the hierarchy: high-speed ADC -> data converter -> data acquisition IC -> mixed-signal IC -> semiconductor. Key features include 12-bit resolution, 125 MSPS maximum sample rate, 1 single-ended/differential input channel, a pipelined conversion core, low-latency CMOS-compatible digital outputs, and a 40-pin VFQFPN 6x6 mm surface-mount package with an exposed thermal pad (EP) for low thermal resistance. The -C1 suffix denotes the commercial temperature grade. The part is also available in related IDT/Renesas speed grades (65, 80, 105 MSPS) sharing the same 40-pin VFQFPN footprint. The pipelined architecture uses successive stages of low-resolution flash sub-ADCs, residue amplifiers, and DACs to achieve high throughput with moderate die area and power consumption. The 40-pin VFQFPN exposed-pad package provides a low thermal-resistance path and a compact board footprint suitable for densely populated digital boards. The LVCMOS/CMOS digital interface simplifies connection to FPGAs, ASICs, and DSPs without requiring an external LVDS receiver. Typical applications include communications IF/baseband digitization in wireless infrastructure, digital oscilloscopes and data acquisition front-ends, medical imaging receivers, radar and lidar signal chains, and industrial test and measurement equipment. The 125 MSPS rate comfortably digitizes IF signals up to about 50 MHz with margin for the Nyquist criterion. When designing with this device, allocate sufficient PCB copper to the exposed pad for thermal dissipation, and use a low-jitter clock source — pipelined ADC SNR degrades rapidly with aperture uncertainty. Provide well-decoupled analog and digital supplies to prevent switching-noise coupling into the sample-and-hold stage. This page synthesizes distributor stock, drop-in same-package alternatives from the same IDT/Intersil/Renesas ADC121x family, and practical design considerations that go beyond the manufacturer datasheet, including cross-brand fit notes.

見積もり お問い合わせ
IDTADC1215S125HN-C18 - 12-Bit 125MSPS ADC, 40-VFQFN | Renesas (IDT)
IDTADC1215S125HN-C18

IDTADC1215S125HN-C18 - 12-Bit 125MSPS ADC, 40-VFQFN | Renesas (IDT)

The Renesas IDTADC1215S125HN-C18 is a 12-bit resolution, single-channel, 125 MSPS pipelined analog-to-digital converter (ADC) housed in a 40-pin VFQFN exposed-pad package. Designed by Integrated Device Technology (now Renesas), the device targets low-latency, high-speed signal acquisition in communications, digital video, medical imaging, and industrial instrumentation. Its pipelined architecture delivers one sample per clock cycle at full 125 MSPS, with the -C18 speed-grade suffix denoting a specific performance bin and full production test flow. An ADC (Analog-to-Digital Converter) is a data-acquisition mixed-signal IC that converts continuous analog voltages into discrete digital codes at a defined sample rate. Pipelined ADCs use multiple cascaded low-resolution stages with inter-stage residue amplifiers and digital error correction to achieve high sample rates (tens to hundreds of MSPS) while maintaining 10-14 bit resolution. Within the broader hierarchy, the IDTADC1215S125HN-C18 belongs to the high-speed ADC category -> data converter -> mixed-signal IC -> semiconductor. Its pipelined topology makes it the workhorse for intermediate-frequency (IF) sampling, baseband digitisation in software-defined radio, and high-speed control loops. Key features include 12-bit native resolution, 125 MSPS maximum sample rate, single 3.3V analog supply operation, LVDS-compatible or CMOS-style digital outputs, and an integrated input buffer with adjustable full-scale range. The 40-VFQFN exposed-pad package provides a low thermal-resistance path (theta-JA typically 30-35 C/W) essential for continuous full-rate operation, plus a compact 6x6 mm footprint that simplifies multi-channel board layouts by tiling identical parts. The device typically supports both internal and external reference modes and offers LVDS DDR output clocking for easy FPGA/ASIC interface. Typical applications span communications transceivers (IF sampling, diversity receivers), medical ultrasound beamformers, portable instrumentation, high-speed data recorders, and radar baseband conversion. Pin compatibility with other IDT ADC121x family members enables straightforward migration to higher or lower sample rates within the same PCB footprint. When designing with this device, prioritise a continuous ground plane under the exposed pad and place input anti-alias filter components within 5 mm of the analog input pins to preserve SFDR. Decouple AVDD and DRVDD separately with 100 nF + 10 uF ceramic combinations close to the supply pins. This page synthesises distributor stock levels, drop-in alternatives from the IDT ADC121x family, and PCB layout guidance not found in the manufacturer datasheet, giving the engineer a single reference for sourcing, replacement, and design-in decisions.

見積もり お問い合わせ
IG5208 - PCIe Gen3 x2 NVMe SSD Controller | InnoGrit
IG5208

IG5208 - PCIe Gen3 x2 NVMe SSD Controller | InnoGrit

The InnoGrit IG5208 is a DRAM-less PCIe Gen3 x2 NVMe 1.3 SSD controller with support for capacities up to 2 TB and four flash-memory channels, designed for cost-sensitive solid-state drive designs. It uses Host Memory Buffer (HMB) instead of dedicated external DRAM, reducing component cost while retaining NVMe storage functionality. The controller supports sequential performance up to 1750 MB/s read and 1500 MB/s write, according to the supplied overview material. An SSD controller is the semiconductor core inside an NVMe solid-state drive. It connects a host interface to NAND flash, manages logical-to-physical address translation, coordinates data transfers, and implements flash error correction and wear-management functions. The IG5208 belongs to the PCIe storage-controller hierarchy and targets M.2 and BGA SSD form factors. Key verified features include a PCIe Gen3 x2 host interface, NVMe 1.3 support, capacity up to 2 TB, four flash channels, and a DRAM-less architecture using HMB. Its lack of dedicated DRAM reduces bill-of-materials cost, but HMB availability depends on host support and system behavior. The supplied data does not specify NAND types, ECC details, endurance, power consumption, package dimensions, pin count, operating temperature, or lifecycle status. Typical uses include client SSDs, M.2 NVMe modules, embedded storage, and cost-focused systems requiring PCIe 3.0 x2 connectivity. The controller's four-channel NAND organization is intended to support high storage capacity while maintaining a compact SSD design. Firmware, NAND qualification, thermal validation, and PCB signal-integrity work remain essential parts of a successful IG5208-based product. For designs using IG5208, validate the exact NAND interface, PCIe lane routing, power sequencing, thermal profile, and HMB behavior with the manufacturer. The supplied overview does not expose a complete electrical datasheet or package pinout, so those implementation details should be obtained directly from InnoGrit before layout release. This page summarizes verified source information and clearly separates unavailable parameters from confirmed specifications.

見積もり お問い合わせ
IG5216 - PCIe Gen3 x4 NVMe 1.4 Controller | InnoGrit
IG5216

IG5216 - PCIe Gen3 x4 NVMe 1.4 Controller | InnoGrit

The InnoGrit IG5216 is a DRAMless PCIe Gen3 x4 NVMe 1.4 SSD controller with support for storage capacities up to 2TB, supplied in a BGA-198 SMT package. It is designed for compact solid-state drives that combine PCIe storage connectivity with NAND flash management, integrated power control, security, and host-interface functionality. A PCIe SSD controller is the system-level component that connects a NAND flash array to a host through the PCI Express interface. It manages data transfer, flash translation, wear leveling, error correction, power states, and command processing. The IG5216 belongs to the SSD-controller hierarchy and is positioned for NVMe 1.4 storage designs that do not require a separate external DRAM buffer. The verified product brief identifies PCIe Gen3 x4 connectivity and NVMe 1.4 support, with storage configurations up to 2TB. Additional documented capabilities include multiple data-encryption and protection schemes, Smart Cache, integrated Power-On Reset, multi-level power management, a NAND boot partition, enhanced QLC performance, and simplified PCB design. Flexible packaging support covers BGA and M.2 SSD form factors. Because the IG5216 is a storage controller rather than a generic logic IC, its key design constraints involve high-speed signal integrity, power-delivery sequencing, flash-bus compatibility, thermal management, and firmware integration. The controller is intended for SSD manufacturers designing PCIe Gen3 x4 products where a DRAMless architecture can reduce BOM complexity while preserving NVMe functionality. Exact electrical ratings, pin functions, NAND-interface details, clock requirements, and thermal limits are not provided in the supplied source text and therefore remain marked as data needed rather than inferred. Typical applications include client M.2 SSDs, compact embedded or industrial NVMe storage, and BGA-packaged SSD products. The controller can be paired with compatible NAND devices, power-management circuitry, clocks, and validation-focused PCB layouts. Firmware, NAND compatibility, and device-specific qualification must be confirmed with InnoGrit before production release. For new layouts, prioritize short, impedance-controlled PCIe and NAND routes, solid return paths, decoupling, power-state sequencing, and thermal review. Do not treat the BGA package alone as proof of drop-in compatibility with another SSD controller; controller firmware, NAND support, electrical characteristics, and mechanical design must all be verified. This page consolidates the verified InnoGrit product-brief facts, a practical application context, and engineering selection guidance. It distinguishes documented IG5216 capabilities from specifications that require manufacturer confirmation, helping designers avoid unsupported assumptions during SSD architecture and sourcing decisions.

見積もり お問い合わせ
IG5220 - PCIe 4.0 x4 NVMe SSD Controller | InnoGrit
IG5220

IG5220 - PCIe 4.0 x4 NVMe SSD Controller | InnoGrit

InnoGrit IG5220 is a PCIe Gen4 x4 NVMe 1.4 solid-state drive controller manufactured using a 12 nm FinFET CMOS process and designed for capacities up to 4 TB. It supports four NAND channels with 4CE or 8CE options and uses an enhanced DRAM-less architecture with Host Memory Buffer support. The controller is supplied in a BGA package for compact PCIe storage designs. A solid-state drive controller is the semiconductor system that coordinates a host PCIe interface, NAND flash channels, firmware, error correction, data placement, and NVMe command processing. Within the storage hierarchy, an SSD controller sits beneath NVMe and PCIe, above NAND flash. The IG5220 targets client and consumer SSD implementations where a DRAM-less design can reduce system complexity while retaining host-managed memory support. Key verified features include PCIe 4.0 operation at 16 GT/s, an x4 interface, NVMe 1.4 support, capacity up to 4 TB, and four NAND channels. The 12 nm FinFET CMOS process supports a compact, power-efficient controller implementation. Public product references also identify IG5220 drives as DRAM-less, including configurations that use Micron 176-layer TLC NAND flash. The controller is intended for PCIe 4.0 x4 NVMe SSDs, including M.2 solid-state drives and other compact storage products. Its 4CE or 8CE NAND-channel configuration provides design flexibility, while HMB support allows compatible systems to use a portion of host memory for storage-controller metadata. Firmware validation, NAND qualification, thermal design, and PCIe signal-integrity work remain necessary for each finished SSD. A key integration consideration is that the IG5220 is a controller, not a complete SSD module. Designers must pair it with qualified NAND devices, power management, clocking, firmware, and a validated PCB layout. Public excerpts identify use in XPG Atom 50, ADATA Atom 50, and other PCIe 4.0 NVMe products. This page combines verified manufacturer and product-database references with engineering context for controller selection. Distributor pricing, package dimensions, electrical limits, endurance figures, and lifecycle terms were not present in the supplied data and should not be inferred. For procurement, the IG5220 is best matched by exact package, PCIe lane configuration, NAND-channel arrangement, firmware support, and validated SSD reference design. The verified record identifies InnoGrit as the controller manufacturer and RainierQX as the related controller name.

見積もり お問い合わせ
IG5666 - PCIe Gen5 x4 NVMe SSD Controller | InnoGrit
IG5666

IG5666 - PCIe Gen5 x4 NVMe SSD Controller | InnoGrit

InnoGrit IG5666 is a PCIe Gen5 x4 NVMe 2.0 SSD controller manufactured in an advanced 12 nm FinFET CMOS process. It supports SSD capacity sizes up to 32 TB and is used in high-speed PCIe 5.0 solid-state drives, including M.2 2280 products. The controller combines a PCIe Gen5 x4 host interface with NVMe 2.0 storage support, positioning it for high-throughput client, workstation, gaming, and computing systems. The supplied product brief identifies IG5669, IG5668, and IG5666 as a related controller family; IG5666 is the member targeted for designs requiring PCIe Gen5 x4 and NVMe 2.0 capabilities. Its published use in ADATA and Team Group products demonstrates deployment in commercial PCIe 5.0 SSDs, with advertised devices reaching up to 14,000 MB/s read speed in a Team Group implementation. What is a PCIe NVMe SSD controller? A PCIe NVMe SSD controller is a semiconductor that manages communication between a host computer and NAND flash storage. It translates host commands through the PCIe and NVMe interfaces, coordinates data transfers, handles flash-management functions, and supports reliability features such as error correction and wear management. In the hierarchy of storage components, the controller sits between the PCIe host interface and NAND flash, allowing an SSD to appear as a high-speed storage device rather than as raw flash memory. Key verified features of the IG5666 include PCIe Gen5 x4 connectivity, NVMe 2.0 support, a 12 nm FinFET CMOS implementation, and support for SSD capacities up to 32 TB. These specifications make the controller appropriate for high-bandwidth PCIe SSDs. The PCIe Gen5 x4 interface is especially relevant to workloads involving large sequential transfers, high-resolution media, game assets, and workstation data sets. NVMe 2.0 provides the protocol foundation for modern solid-state devices, while the controller’s multi-core architecture and low-power design are highlighted in commercial product descriptions. Technically, IG5666 is a storage-controller semiconductor rather than a complete SSD. Its final performance depends on NAND type, firmware, thermal design, power delivery, PCIe routing, and the enclosure in which it is assembled. Commercial systems using IG5666 have demonstrated PCIe 5.0 x4 operation and product claims of up to 14,000 MB/s read speed, but controller peak figures should not be treated as guaranteed end-device performance. NAND pairing and sustained thermal behavior determine real-world results. Typical applications include client PCIe 5.0 SSDs, M.2 gaming drives, high-capacity enthusiast storage, workstation systems, and data-intensive computing platforms. IG5666 can be considered when a design requires NVMe 2.0, PCIe Gen5 x4, and support for capacities above the earlier 8 TB generation. The supplied ADATA material lists capacities up to 8 TB, while the manufacturer product brief states support up to 32 TB across the IG5669, IG5668, and IG5666 family. A key design consideration is thermal management. PCIe Gen5 x4 SSDs can operate at high data rates and may require careful heat spreading between the controller, NAND packages, PCB, and enclosure. Signal-integrity design is equally important because the Gen5 interface increases the importance of controlled impedance, connector placement, return paths, and power delivery. Engineers should validate the complete SSD rather than assuming that a controller datasheet specification guarantees finished-product performance. This page summarizes the verified manufacturer product brief, commercial SSD implementations, PCI-SIG identification information, and available technical search results for IG5666. Missing package, pinout, electrical, pricing, lifecycle, and certification details are explicitly marked as unavailable rather than inferred from unrelated parts.

見積もり お問い合わせ
IL3522E - 40Mbps Isolated RS422/RS485 Transceiver | NVE
IL3522E

IL3522E - 40Mbps Isolated RS422/RS485 Transceiver | NVE

The NVE Corporation IL3522E is a high-speed, galvanically isolated RS-422/RS-485 differential bus transceiver capable of 40 Mbps data rate over a balanced transmission line, housed in a 16-pin wide-body SOIC package with True 8 mm creepage. It integrates a 3-channel digital isolator rated at 2500 Vrms isolation with 30 kV/us minimum common-mode transient immunity (CMTI), delivering robust signal integrity for industrial bus applications. An isolated RS-485/RS-422 transceiver is a type of galvanically isolated bus interface IC that combines a differential line driver/receiver with a high-voltage isolation barrier, enabling noise-immune, ground-loop-free data transmission between physically separated subsystems. It belongs to the digital isolator family (galvanic isolator -> signal isolator -> interface IC), which sits above standard non-isolated transceiver ICs but below fiber-optic links in the system-level connectivity hierarchy. NVE's proprietary GMR-based (Giant Magneto-Resistive) isolation technology - leveraging True 8 mm creepage wide-body SOIC packaging - provides a 44000-year barrier life expectancy. Key specifications include a 20 ns typical propagation delay, 1 ns pulse skew, 5 V single-supply operation (3 V to 5.5 V tolerant), 15 kV bus-side ESD protection, and integrated thermal shutdown protection rated to +85 C ambient. The IL3522E delivers a 2.3 V minimum differential output into a 54 ohm load across the full 4.5 V to 5.5 V supply range, exceeding the RS-422 minimum of 2.0 V and improving noise margin on long or heavily-loaded buses. Certifications include VDE 0884-10 and UL 1577 recognition, with surge withstand ratings of 12.8 kV surge and 1 kVrms working voltage on V-Series variants. Architecturally, the IL3522E pairs an RS-485/RS-422 transceiver die on the bus side with a separate logic-side die, separated by NVE's GMR isolator and a ceramic/polymer composite barrier. Differential signaling plus the integrated barrier eliminate ground-loop currents that would otherwise couple noisy return paths between systems, while the 50 kV/us typical (30 kV/us minimum) CMTI ensures reliable operation across fast switching events such as IGBT inverter edges or PLC backplane transients. Typical applications include PROFIBUS, MODBUS, and DMX512 industrial fieldbus links, isolated PLC backplane communications, motor drive encoder feedback, and renewable-energy inverter telemetry. The wide-body 16-pin SOIC footprint and wide 3 V to 5.5 V supply tolerance simplify migration from non-isolated MAX485-style designs to fully isolated nodes. A key design consideration: use a single 0.1 uF ceramic bypass capacitor within 2 mm of each VDD pin, and select termination resistors that balance the bus - mismatched pull-up/pull-down bias degrades both positive- and negative-edge symmetry at high data rates. This page synthesizes distributor pricing, GMR-isolation design notes, and a drop-in alternative matrix not consolidated in the NVE datasheet alone, giving procurement and design engineers a single source for selection.

見積もり お問い合わせ
IMC302AF064XUMA1 - iMOTION MCE 2.0 Motor & PFC Controller, 64-LQFP | Infineon
IMC302AF064XUMA1

IMC302AF064XUMA1 - iMOTION MCE 2.0 Motor & PFC Controller, 64-LQFP | Infineon

The Infineon IMC302AF064XUMA1 is an iMOTION dual-core motor and PFC (Power Factor Correction) controller integrating the Motion Control Engine (MCE 2.0) hardware state machine with an additional ARM Cortex-M0 microcontroller, packaged in a 64-pin LQFP. It targets variable-speed drives below 600 V for PMSM and BLDC motors with highly efficient field-oriented control (FOC), sensorless or Hall-based operation, single or leg-shunt current sensing, and configurable protection. The device also integrates a programmable PFC stage, enabling compliance with harmonic standards in appliance and HVAC applications. An iMOTION motor controller is a mixed-signal IC that offloads the time-critical FOC computation from a software MCU into dedicated hardware. This category fits into the broader hierarchy of motor drive semiconductors -> power management ICs -> mixed-signal ICs -> application-specific microcontrollers. By pairing a deterministic motor control engine with a scriptable Cortex-M0 host, iMOTION parts enable engineers to tune motor parameters without writing low-level real-time code, while still leaving room for application-layer scripting and housekeeping. Key features include MCE 2.0 hardware FOC, integrated scriptable ARM Cortex-M0 core, configurable PFC control, sensorless and Hall-based motor support, single/leg-shunt current sensing, 3.3 V or 5 V supply operation, integrated gate drivers for an external PFC and inverter stage, and a configurable protection feature set including overcurrent, overvoltage, and overtemperature. UL/IEC 60730 functional-safety support and a programmable scripting engine round out the device. The 64-LQFP package offers ample pin count for multi-channel shunt sensing, PFC driver outputs, and debug interfaces. Typical applications include white goods (washing machines, refrigerators, dishwashers, air conditioners, fans, pumps), HVAC compressors, and small industrial variable-frequency drives where a compact, energy-efficient BOM is required. The integrated PFC + motor controller shrinks the part count versus discrete solutions, while the MCE 2.0 engine removes the need for a high-performance DSP or Cortex-M4 host MCU. When designing with this device, follow the Infineon iMOTION hardware design guide for power-stage grounding and shunt-resistor layout to minimize current-sense noise. Use the MCE Designer tool to configure the motor parameters and protection thresholds, and the scripting API for application-layer tasks. This page synthesizes distributor pricing, Infineon iMOTION family drop-in alternatives, and practical design notes not consolidated on the manufacturer product page.

見積もり お問い合わせ
INA101AG - High Accuracy Instrumentation Amplifier | TI
INA101AG

INA101AG - High Accuracy Instrumentation Amplifier | TI

The Texas Instruments INA101AG is a high accuracy instrumentation amplifier delivering 25 uV maximum input offset voltage, 0.25 uV/C maximum offset drift, and 106 dB common-mode rejection at 60 Hz, housed in a 14-pin ceramic DIP (CDIP-14, 0.300 inch / 7.62 mm) package. Originally introduced by Burr-Brown, this classic three-op-amp instrumentation amplifier targets low-level signal amplification and general-purpose data acquisition. An instrumentation amplifier is a specialized precision voltage amplifier in the analog signal chain hierarchy: it sits above the general-purpose op-amp as a closed-loop, gain-set device designed to extract microvolt-level differential signals riding on large common-mode voltages. Unlike a standard op-amp, an in-amp uses an internal resistor network so gain can be set with a single external resistor while preserving high common-mode rejection, making it the standard front end for sensor interfaces. Key features include 0.002% maximum nonlinearity, 13 nV/rtHz low input noise, 106 dB CMR at 60 Hz, and 10^10 ohm input impedance. These specifications mean bridge transducer signals can be amplified without loading the sensor or corrupting the measurement with noise, and drift remains low across the industrial temperature range. Technically, the INA101 integrates three precision op amps and laser-trimmed metal-film resistors on a single monolithic die. The laser trim during manufacturing establishes the tight offset, drift, and gain accuracy without external calibration. The device operates from dual supplies of +/-5V to +/-20V, offering flexibility for industrial analog rails, with a 300 kHz bandwidth and 0.04 V/us slew rate suited to low-frequency precision signals rather than fast waveforms. Typical applications include strain gage bridge amplifiers, thermocouple and RTD temperature measurement front ends, and remote sensor signal conditioning where long cable runs demand high input impedance and strong common-mode rejection. The CDIP ceramic package suits military and industrial environments with elevated temperatures. Design consideration: gain is set by a single external resistor RG; keep RG leads short and use precision resistors, because trace resistance and thermal EMFs directly degrade the laser-trimmed accuracy. Note the 300 kHz bandwidth limits use to low-speed measurements. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found in the manufacturer datasheet.

見積もり お問い合わせ
INA101AM - Very High Accuracy Instrumentation Amplifier | Texas Instruments
INA101AM

INA101AM - Very High Accuracy Instrumentation Amplifier | Texas Instruments

Texas Instruments INA101AM is a very high accuracy instrumentation amplifier designed for low-level signal amplification and general-purpose data acquisition. It integrates three precision operational amplifiers and laser-trimmed metal-film resistors on a monolithic integrated circuit, providing differential input amplification with high input impedance, low offset voltage, low drift, and strong common-mode rejection. The verified distributor data identifies the device as a single-circuit instrumentation amplifier in a TO-100-10 package, and the available ordering information indicates operation from approximately 5 V to ±20 V depending on the supply configuration. An instrumentation amplifier is a specialized differential amplifier optimized for measuring small differential signals that are superimposed on a much larger common-mode voltage. Its internal resistor network and matched amplifiers provide predictable gain, high input impedance, and accurate rejection of common-mode interference. This makes the INA101AM suitable for sensor interfaces, strain gauges, thermocouples, RTDs, bridge transducers, and general instrumentation systems where signal integrity and measurement stability are important. The INA101AM datasheet highlights very low drift of 0.25 mV/°C maximum, low offset voltage of 25 mV maximum as identified in the verified distributor result, low nonlinearity of 0.002%, low noise of 13 nV/√Hz, and high common-mode rejection of 106 dB at 60 Hz. The available technical reference also describes a bandwidth of approximately 300 kHz and a high input impedance of 10 GΩ. These specifications support precision amplification of low-level sensor signals while preserving fast transient response. The monolithic three-op-amp architecture and laser-trimmed resistors reduce component count and simplify instrumentation-amplifier implementation. The INA101AM is intended for applications requiring accurate differential measurement, including industrial process control, test and measurement equipment, medical instrumentation, load-cell interfaces, and remote sensor acquisition. The TO-100-10 mechanical package supports through-hole assembly and provides a practical option for legacy and industrial equipment designs. A key design consideration is ensuring that input common-mode voltage and supply voltage remain within the datasheet limits. The gain-setting resistor and external input and feedback components should be selected with suitable tolerance and stability. Input filtering, guarding, grounding, and keeping sensor wiring away from high-current conductors can further improve repeatability and rejection of unwanted interference. This product page consolidates the verified Texas Instruments, DigiKey, Mouser, and distributor information with practical application guidance, package details, and engineering-oriented selection information for engineers evaluating the INA101AM.

見積もり お問い合わせ
INA101CM - 25uV Instrumentation Amplifier | Texas Instruments
INA101CM

INA101CM - 25uV Instrumentation Amplifier | Texas Instruments

Texas Instruments INA101CM is a very-high-accuracy instrumentation amplifier for low-level differential signal amplification and general-purpose data acquisition. Its headline specifications include 25 uV maximum offset voltage, 0.25 uV/°C maximum drift, 13 nV/√Hz input noise, and a 106 dB common-mode rejection ratio at 60 Hz. The device is offered in the INA101CM configuration in a 10-pin TO-100 metal package. An instrumentation amplifier is a specialized analog amplifier optimized for measuring small signals embedded in larger common-mode voltages. It typically combines three precision operational amplifiers with laser-trimmed metal-film resistors to provide high differential input impedance, accurate gain, and strong rejection of common-mode interference. Within the analog IC hierarchy, an instrumentation amplifier is a precision amplifier used for sensor conditioning, data acquisition, and industrial measurement systems. The INA101CM combines three precision operational amplifiers and laser-trimmed metal-film resistors on one monolithic integrated circuit. Its maximum input offset voltage is 25 uV, while maximum input drift is 0.25 uV/°C. Low nonlinearity of 0.002% supports predictable signal transfer, and the 13 nV/√Hz noise specification makes the amplifier suitable for low-level bridge, thermocouple, and resistance-temperature-detector signals. A common-mode rejection ratio of 106 dB at 60 Hz helps suppress mains-related interference and other signals shared equally by both inputs. The differential input resistance is approximately 10 GΩ, reducing loading on high-impedance sources. The listed operating supply range is ±5 V to ±20 V, and the typical slew rate is 0.4 V/µs. Listed bandwidth figures range from 25 kHz to 300 kHz across source descriptions, so the manufacturer datasheet should be consulted for gain-specific bandwidth limits. Typical uses include strain-gauge bridge conditioning, thermocouple and RTD signal acquisition, industrial process measurement, medical instrumentation, and remote sensor interfaces. The device is particularly useful when a millivolt-level differential signal must be amplified while rejecting substantial common-mode voltage present in industrial wiring environments. When designing around the INA101CM, verify the gain-set resistor values against the manufacturer gain equation and check bandwidth at the selected gain. Keep input and reference-pin traces short, use a low-noise reference when gain adjustment is required, and provide stable bypass capacitance close to the supply pins. The 10-pin TO-100 package also requires adequate lead clearance and appropriate thermal consideration at elevated ambient temperatures. This product page combines the manufacturer electrical characteristics, package information, replacement guidance, application fit, and design considerations to support faster engineering evaluation. The INA101CM datasheet remains the controlling document for pin assignments, gain curves, absolute maximum ratings, and orderable option details.

見積もり お問い合わせ
INA101HP - Very High Accuracy Instrumentation Amp | TI
INA101HP

INA101HP - Very High Accuracy Instrumentation Amp | TI

The Texas Instruments INA101HP is a very high accuracy instrumentation amplifier delivering 25 uV maximum offset voltage, 0.25 uV/C maximum offset drift, and 0.002% maximum nonlinearity, housed in a 14-pin plastic PDIP (N) package operating from dual supplies of +/-5 V to +/-20 V. An instrumentation amplifier is a specialized closed-loop differential amplifier designed to amplify low-level sensor signals while rejecting common-mode noise. Unlike a standard op amp, an instrumentation amplifier provides a precise gain set by a single external resistor, extremely high input impedance on both inputs, and a high common-mode rejection ratio (CMRR) without requiring tightly matched external resistor networks. In the signal-chain hierarchy it sits between the sensor front end and the ADC stage of a precision data acquisition system. The INA101HP's headline features include low offset voltage of 25 uV max, low drift of 0.25 uV/C max, nonlinearity of 0.002% max, low input noise of 13 nV/sqrt(Hz), and very high input impedance of 10^10 ohm. These bipolar-architecture specifications were benchmark-setting when Burr-Brown introduced the family and remain competitive for DC-precision bridge applications. The three-op-amp internal architecture places precision input buffers ahead of a difference amplifier, so source-impedance imbalance does not degrade CMRR, which reaches high values at 60 Hz. Gain is programmed from 1 V/V to over 1000 V/V with one external resistor RG, giving bandwidth up to approximately 300 kHz at low gains and 0.04 V/us slew rate. Typical applications include strain-gauge bridge amplification, thermocouple and RTD temperature measurement, medical biopotential front ends such as ECG, and general-purpose low-level data acquisition where microvolt-level offsets cannot be tolerated. Design consideration: gain accuracy and CMRR depend on careful layout and a clean, low-impedance reference pin; always return the REF pin to a low-impedance ground or driven reference rather than a resistor divider. This page adds value beyond the manufacturer datasheet by consolidating drop-in alternative analysis, pricing context, design notes, and application guidance in one citable reference.

見積もり お問い合わせ
INA101HP-1 Instrumentation Amplifier | Texas Instruments
INA101HP-1

INA101HP-1 Instrumentation Amplifier | Texas Instruments

Texas Instruments INA101HP-1 is a very-high-accuracy instrumentation amplifier designed for low-level signal amplification and general-purpose data acquisition. It provides selectable voltage gains from 1 to 1000 V/V, a 300 kHz gain-bandwidth product at a gain of 1, 25 uV maximum input offset voltage, and 13 nV/sqrt(Hz) input noise. The device is supplied in a 14-pin PDIP package for through-hole PCB installation. Three precision operational amplifiers and laser-trimmed metal-film resistors are integrated on one monolithic IC. An instrumentation amplifier is a specialized analog signal-conditioning amplifier for differential sensors and other low-level sources. Its internal three-op-amp architecture rejects common-mode interference while preserving a small differential signal. The INA101HP-1 belongs to the instrumentation-amplifier category within the broader hierarchy of amplifier ICs, analog integrated circuits, and semiconductor signal-conditioning devices. This makes it suitable where a sensor output must be amplified before being measured by an ADC or processed by a control system. The main performance advantages are low drift of 0.25 uV/degree C maximum, low offset of 25 uV maximum, and low nonlinearity of 0.002%. A high input impedance of 10 Gohm prevents the amplifier from significantly loading the source. Its single integrated design also reduces the number of external precision resistors and op-amps required to build a conventional three-op-amp instrumentation-amplifier circuit. These characteristics are especially useful for strain measurements, bridge circuits, and precision analog measurement systems. The INA101 integrates three precision operational amplifiers with laser-trimmed metal-film resistors. Gain is selected through external connections, while the internal resistor network provides repeatable ratios without requiring a collection of closely matched external resistors. At unity gain, bandwidth reaches 300 kHz; bandwidth falls as gain increases because the closed-loop feedback network must preserve accuracy at lower signal frequencies. Input voltage and supply rails must be selected so that every internal amplifier remains within its operating limits. Typical uses include low-level strain-gauge and bridge excitation measurements, precision data-acquisition channels, industrial process-control inputs, and sensor interfaces where common-mode voltage varies substantially between the input terminals. The instrumentation-amplifier topology is particularly useful when the wanted signal is small relative to the common-mode voltage. Its through-hole PDIP package also suits legacy control boards, educational platforms, and instrumentation prototypes where surface-mount assembly is unnecessary. When designing a board around INA101HP-1, follow the manufacturer pinout and reference configuration for input polarity, gain selection, reference connection, and supply bypass capacitors. Keep sensor inputs away from switching nodes and high-current return paths, and terminate unused inputs according to the device recommendations. Verify the selected gain against the bandwidth, output swing, and supply limits before beginning calibration. This page organizes the technical specifications, verified sourcing information, package details, application guidance, and same-package replacement options for the INA101HP-1. It also provides comparison-oriented design notes intended to accelerate component selection, board bring-up, and precision analog signal-chain planning.

見積もり お問い合わせ
INA101KU - High Accuracy Instrumentation Amp | Texas Instruments
INA101KU

INA101KU - High Accuracy Instrumentation Amp | Texas Instruments

The Texas Instruments INA101KU is a very high accuracy instrumentation amplifier with 25 uV maximum input offset voltage, 0.25 uV/C maximum offset drift, and 0.002% maximum nonlinearity, housed in a 16-pin SOIC (DW, SOL-16) surface-mount package. An instrumentation amplifier is a specialized differential amplifier designed to amplify small sensor signals while rejecting common-mode noise. It sits at the front end of the signal chain hierarchy: sensor -> instrumentation amplifier -> filter -> ADC. Unlike a standard op amp, an instrumentation amplifier provides a user-set gain via a single external resistor, extremely high common-mode rejection (CMR at 60 Hz), very high input impedance, and matched, high-impedance differential inputs, making it the standard choice for precision bridge and transducer readout. Key features of the INA101KU include 13 nV/Hz input-referred voltage noise, high common-mode rejection at 60 Hz (targeted at 50/60 Hz line-noise rejection), input impedance of 10^10 ohm, and a classic three-amplifier topology on a single monolithic die. These parameters directly improve system accuracy: the 25 uV offset and 0.25 uV/C drift eliminate the need for external offset trimming in most strain-gage applications, and 0.002% nonlinearity preserves end-to-end measurement integrity over a wide gain range. Architecturally, the INA101 uses three internally compensated amplifiers configured as a classic two-stage instrumentation amplifier, with gain set by one external resistor RG (G = 1 + 40 kOhm/RG). It operates from dual supplies of +/-5 V to +/-20 V with a slew rate of 0.4 V/uS and a bandwidth of approximately 25 kHz, sufficient for static and low-frequency dynamic measurements. Typical applications include strain-gage bridge amplifiers, thermocouple and RTD conditioning, weigh scales, low-level data acquisition front ends, and medical transducer interfaces where microvolt-level signals must be amplified in electrically noisy environments. Design consideration: at high gains, keep the gain resistor RG traces short and use a low-drift, low-TCR resistor, since RG mismatch and self-heating directly degrade gain accuracy and drift. This page synthesizes distributor pricing, drop-in alternatives, cross-reference data, and practical design notes not consolidated in the manufacturer datasheet.

見積もり お問い合わせ
INA101KU/1K - High Accuracy Instrumentation Amplifier | TI
INA101KU/1K

INA101KU/1K - High Accuracy Instrumentation Amplifier | TI

The Texas Instruments INA101KU/1K is a very high accuracy instrumentation amplifier with 25 uV maximum offset voltage, 0.25 uV/C maximum offset drift, and 0.002% maximum nonlinearity, housed in a 16-pin SOIC (DW) surface-mount package. An instrumentation amplifier is a specialized differential amplifier designed to amplify the difference between two input signals while rejecting common-mode voltage. Unlike a general-purpose operational amplifier, an instrumentation amplifier (in-amp) provides a fixed or gain-set internal architecture, very high input impedance, and high common-mode rejection, making it a key building block in the precision analog signal chain hierarchy: instrumentation amplifier -> precision amplifier -> analog front end -> signal conditioning system. Key features include ultra-low input offset voltage of 25 uV max, low offset temperature drift of 0.25 uV/C max, nonlinearity of just 0.002%, and low input noise of 13 nV/sqrt(Hz). The device also provides high common-mode rejection at 60 Hz and very high input impedance of 10^10 ohms, which allows direct connection to high-impedance sources such as strain gauge bridges without loading errors. The INA101 architecture integrates three internally matched operational amplifiers with a single external resistor setting the gain, preserving offset and drift performance across the gain range that would be difficult to achieve with discrete op-amp designs. Gain is configured via external resistor according to the manufacturer datasheet formula, enabling gains from 1 to over 1000 V/V. Typical applications include strain gauge and weigh-scale bridge amplification, thermocouple and RTD temperature measurement front ends, industrial process-control signal conditioning, and medical biopotential acquisition where microvolt-level signals must be extracted in the presence of large common-mode interference such as 50/60 Hz mains hum. When designing with the INA101KU/1K, keep gain-setting resistor traces short and use low-drift resistors to avoid degrading the intrinsic 0.25 uV/C offset drift. Careful grounding and a guard ring around the input pins preserve the high input impedance and CMR at 60 Hz. This page synthesizes distributor pricing, verified drop-in alternatives, practical design notes, and application guidance not found in the manufacturer datasheet alone.

見積もり お問い合わせ
INA101SG - Military High Accuracy Instrumentation Amplifier | TI
INA101SG

INA101SG - Military High Accuracy Instrumentation Amplifier | TI

The Texas Instruments INA101SG is a very high accuracy instrumentation amplifier, originally introduced by Burr-Brown, delivered in a 14-pin ceramic DIP (CDIP-14) package and qualified to a military temperature grade. Headline specifications include a maximum offset voltage drift of 0.25 uV/C, a maximum input offset voltage of 25 uV, and low nonlinearity of 0.002%, with input voltage noise of 13 nV/Hz. An instrumentation amplifier is a specialized differential amplifier designed to amplify the small difference between two input signals while rejecting any voltage common to both inputs. Within the signal-chain hierarchy (instrumentation amplifier -> precision differential amplifier -> operational amplifier -> analog front end), it provides the high common-mode rejection and high input impedance that single op-amp stages cannot achieve, making it the standard front end for bridge transducers and low-level sensor signals. Key features of the INA101SG include its three-op-amp topology with laser-trimmed metal-film resistors integrated on a single monolithic die, which delivers the tight resistor matching responsible for 0.002% nonlinearity and high CMR at 60 Hz. Input impedance is approximately 10^10 ohms, so the device loads bridges and high-impedance sources negligibly. Gain is set by a single external resistor, and the ceramic DIP package supports hermetic, high-reliability military and aerospace assemblies. The bipolar process and precision trimming give the INA101 family its signature combination of microvolt-level offset and sub-microvolt-per-degree drift. Compared with discrete three-op-amp front ends, the monolithic construction guarantees resistor ratio tracking over temperature, which is the dominant error source in precision differential measurements. Typical applications include strain-gauge bridge amplification, thermocouple and RTD signal conditioning, and general-purpose data-acquisition front ends where low-level differential signals must be amplified with minimal added error. Design-wise, keep gain-setting resistor leads short and use a Kelvin ground for the reference pin; offset and drift specifications are guaranteed only when the reference pin is driven from a low-impedance source. This page synthesizes verified distributor data, family cross-references, and practical design guidance not consolidated in the manufacturer datasheet.

見積もり お問い合わせ
INA101SM - High Accuracy Instrumentation Amplifier | TI
INA101SM

INA101SM - High Accuracy Instrumentation Amplifier | TI

The Texas Instruments INA101SM is a very high accuracy instrumentation amplifier for low-level signal amplification and general-purpose data acquisition, packaged in a 10-pin TO-100 package. It integrates three precision operational amplifiers and laser-trimmed metal-film resistors on one monolithic IC. The verified data identifies a maximum input offset voltage of 25 uV, maximum input drift of 0.25 uV/°C, low nonlinearity of 0.002%, and input-referred noise of 13 nV/√Hz. These characteristics make the device suitable for precision bridge, strain-gauge, sensor, and biomedical signal-chain designs where offset and drift errors must remain small relative to the measured signal. An instrumentation amplifier is a specialized differential amplifier optimized for measuring small signals superimposed on a large common-mode voltage. Its internal gain-setting network and three-op-amp architecture provide high input impedance, controlled gain, and strong common-mode rejection. In the broader semiconductor hierarchy, an instrumentation amplifier is an analog signal-conditioning amplifier, a linear amplifier, and ultimately an integrated circuit used within data-acquisition and measurement systems. The INA101 is intended to preserve signal integrity from sensor excitation through differential amplification. Key features include a 13 nV/√Hz noise density, 25 uV maximum offset voltage, 0.25 uV/°C maximum drift, and 0.002% low nonlinearity. Its integrated precision resistors reduce external gain-setting components and help establish repeatable performance between assemblies. The high input impedance prevents the amplifier from significantly loading the source, while common-mode rejection is important when the wanted differential signal is much smaller than the voltage shared by both input terminals. The verified data describes the INA101 as a monolithic integrated circuit combining three precision op amps with laser-trimmed metal-film resistors. The design is suited to precision amplification of differential inputs rather than single-ended audio or general logic signals. Comparison information identifies a typical dual-supply condition of ±15 V, with an indicated minimum of ±5 V and maximum of ±20 V; maximum power dissipation is listed as 600 mW. These operating details must be checked against the complete manufacturer datasheet for design limits and test conditions. Typical applications include strain-gauge bridge excitation and measurement, low-level sensor acquisition, biomedical instrumentation, and general-purpose differential data acquisition. In a bridge circuit, the small millivolt-level differential output can be amplified while the instrumentation amplifier rejects common-mode excitation and prevents source loading. In biomedical or industrial measurement systems, the combination of low offset, low drift, and high input impedance helps preserve measurements over time and across varying source impedances. Designers should confirm the exact pin assignments, gain configuration, supply sequencing, common-mode range, and output-swing limits in the manufacturer datasheet before layout. Because this through-hole TO-100 device can dissipate up to 600 mW according to the verified comparison data, adequate PCB copper and thermal spacing should be provided. Input and reference-ground connections should be kept short, and the gain-setting method should follow the datasheet's recommended resistor topology. This page combines verified manufacturer and distributor information, source traceability, application guidance, and a disciplined alternative assessment. The available cross-reference results did not establish five verified, pin-compatible drop-in parts in the same package, so no unsupported replacements are presented as drop-in equivalents.

見積もり お問い合わせ