集積回路

サブカテゴリ

📁 ADC/DAC 3,100+ 製品 📁 アンプIC 1,900+ 製品 📁 オーディオコーデック 18 製品 📁 オーディオIC 2 製品 📁 クロック＆タイミング 670+ 製品 📁 Comparator ICs 1 製品 📁 DSP 1,100+ 製品 📁 データ収集IC 2 製品 📁 デジタルポテンショメータ 4 製品 📁 ディスプレイドライバ＆コントローラ 1 製品 📁 FPGA & CPLD 7,300+ 製品 📁 インターフェースIC 3,400+ 製品 📁 LEDドライバ 1 製品 📁 ロジックIC 460+ 製品 📁 メモリIC 870+ 製品 📁 マイクロコントローラ 20,000+ 製品 📁 マイクロプロセッサ 4 製品 📁 モータドライバ 1 製品 📁 その他 1 製品 📁 Sensor and Detector Interfaces 1 製品 📁 専用IC 15 製品 📁 ビデオIC 14 製品

製品 (39,000+)

L9966 - Automotive FlexInput Sensor Interface IC | STMicroelectronics
L9966

L9966 - Automotive FlexInput Sensor Interface IC | STMicroelectronics

The STMicroelectronics L9966 is an automotive-grade FlexInput IC designed as a versatile sensor interface for Engine Control Units (ECUs) and Body/Chassis Modules. It integrates up to 15 programmable channels for analog sensing, resistance measurement, and digital sensing, enabling direct connection to temperature, lambda, pressure, and position sensors. The device operates from a wide battery supply range of 5.5V to 36V, supporting both 12V and 24V automotive systems, and is AEC-Q100 qualified for harsh environments. A FlexInput IC is a specialized automotive sensor interface that consolidates multiple discrete components (such as op-amps, comparators, and protection circuits) into a single programmable device. It belongs to the broader family of automotive analog and power ICs, serving as the analog front-end between sensors and the microcontroller. By replacing discrete components, the L9966 reduces PCB area, improves reliability, and allows sensor changes across applications without hardware redesign. Key features include 15 configurable input channels, SPI communication for configuration and diagnostics, and compatibility with 12V and 24V battery systems. The device integrates protection features such as overcurrent, overvoltage, and thermal shutdown, ensuring robust operation in automotive environments. Its programmable nature allows the same PCB to support different sensor types, reducing inventory and design effort. The L9966 is built on STMicroelectronics' BCD (Bipolar-CMOS-DMOS) technology, enabling high-voltage operation with low-power digital control. This architecture provides excellent EMC performance and efficient power handling. The device is available in a 48-pin TQFP-EP (7x7) package, which offers a compact footprint with an exposed pad for thermal management. Typical applications include engine control units, body control modules, and chassis systems. In an ECU, the L9966 interfaces with various sensors, converting analog signals to digital via SPI for the microcontroller. Its flexibility allows designers to standardize on one IC across multiple vehicle platforms, simplifying supply chain and design validation. When designing with the L9966, ensure proper decoupling on the battery supply pin and adequate thermal connection to the exposed pad. The SPI interface should be routed with controlled impedance to minimize noise. Refer to the datasheet for detailed configuration of each input channel to match the specific sensor requirements.

見積もり お問い合わせ
L9966-TR - Automotive FlexInput Sensor Interface IC | STMicroelectronics
L9966-TR

L9966-TR - Automotive FlexInput Sensor Interface IC | STMicroelectronics

The L9966-TR is an automotive-grade FlexInput IC from STMicroelectronics designed as a versatile sensor interface for Engine Control Units (ECUs) and Body/Chassis Modules. It integrates up to 15 configurable channels for analog sensing, resistance measurement, and digital sensing, enabling direct connection to temperature, lambda, pressure, and position sensors. The device is housed in a 48-pin TQFP-EP (7x7 mm) package with an exposed pad for enhanced thermal performance, and communicates via an SPI interface, making it suitable for high-reliability automotive applications. A FlexInput IC is a specialized automotive sensor interface that consolidates multiple discrete components (such as op-amps, comparators, and ADC front-ends) into a single programmable device. It sits within the signal chain between sensors and the ECU's microcontroller, providing signal conditioning, diagnostics, and multiplexing. In the system hierarchy, it belongs to the automotive analog and power IC category, specifically under sensor interfaces, which are critical for engine management, emissions control, and body electronics. Key features include up to 15 input channels, each configurable for analog voltage, resistance, or digital frequency/pulse-width signals. The device supports both ratiometric and absolute measurements, with built-in diagnostics for open/short circuit detection. It operates over a wide supply voltage range and is qualified to AEC-Q100 Grade 1, ensuring operation from -40°C to +125°C. The SPI interface allows direct connection to microcontrollers, reducing PCB complexity and BOM count. Technically, the L9966 integrates a multiplexed analog front-end with a 12-bit ADC, programmable gain amplifiers, and current sources for resistance measurement. Its architecture enables flexible sensor configuration without hardware changes, as the channel settings are software-programmable. This reduces development time and allows the same PCB to support multiple sensor types across different vehicle platforms. Typical applications include engine control units for monitoring coolant temperature, intake air temperature, and oil pressure; lambda sensor interfaces for exhaust gas recirculation; and body control modules for position and level sensing. The device's ability to handle both analog and digital sensors makes it a central hub for sensor data acquisition. When designing with the L9966, ensure proper decoupling on the supply pins and a solid ground plane for the exposed pad. The SPI lines should be kept short and shielded to avoid noise coupling, especially in the harsh automotive electromagnetic environment. Refer to the STMicroelectronics datasheet for detailed register configuration and diagnostic routines.

見積もり お問い合わせ
L9966CB-TR - 15-Channel Automotive FlexInput Sensor IC | ST
L9966CB-TR

L9966CB-TR - 15-Channel Automotive FlexInput Sensor IC | ST

The STMicroelectronics L9966CB-TR is an automotive-grade FlexInput interface IC for sensor and detector interfaces, AEC-Q100 qualified and specified for 12 V and 24 V vehicle systems with an operating battery supply range of 5.5 V to 36 V. The device is offered in a 48-pin TQFP (7x7 mm) package with an exposed pad, and it communicates with a host microcontroller over an SPI interface while supporting analog, digital and resistance-based sensing on up to 15 channels. A sensor interface IC (also called a mixed-signal front end or sensor conditioning ASIC) sits between physical sensors and the vehicle's electronic control unit. It converts weak, non-standard sensor signals into standardized digital data, applies excitation, biasing, filtering and diagnostics, and reports status back to the host processor. In the product hierarchy it belongs to the family of interface ICs, which sit between sensors and microcontrollers within automotive electronic control units and powertrain/body electronics. Key features of the L9966 include up to 15 available input channels for analog sensing, resistance measurement and digital sensing of temperature, lambda, pressure and position sensors, plus a 36 V SPI interface rated for protected battery supply domains. The device also embeds a bandgap reference, a main oscillator, voltage monitoring, a logic section with SYNC, RST and INT handling, and internal current generators, along with a 3.3 V signal domain that allows the status of the internal 3V3 signals to be read back. Internally, the architecture separates ECU-side supply pins from local sensor pins and includes dedicated blocks such as internal current generators, the resistance-measurement block, ground-reference and analog-output blocks, with a UBSW supply pin able to place the device into a low-power state while keeping the configuration register content and bandgap reference active. A power-on-reset event is generated when the UBSW rail falls below the power-on-reset threshold. Typical applications include engine management sensor acquisition, exhaust lambda and NOx sensing, crankshaft and camshaft position sensing, throttle and pedal position conditioning, battery and coolant temperature measurement, pressure sensor interfaces, and body/thermal management modules where a single IC replaces a large number of discrete signal-conditioning components. When designing with the L9966, pay attention to the protected battery supply pins versus local ECU pins, ensure the R_GND connection to ground on the PCB is continuous, and select external resistor and capacitor values strictly from the application information in the manufacturer datasheet. Keep the exposed pad tied to ground with a full thermal via array to keep junction temperature under control. This page consolidates manufacturer datasheet detail, cross-reference results, a parameter comparison table and practical design guidance so that engineers can evaluate the L9966CB-TR, and its drop-in alternatives, before requesting a quote or committing a layout.

見積もり お問い合わせ
LAN7500-ABZJ USB 2.0 to Gigabit Ethernet | Microchip
LAN7500-ABZJ

LAN7500-ABZJ USB 2.0 to Gigabit Ethernet | Microchip

Microchip LAN7500-ABZJ is a Hi-Speed USB 2.0 to 10/100/1000 Gigabit Ethernet controller integrating an Ethernet MAC, Gigabit Ethernet PHY, USB PHY, Hi-Speed USB 2.0 device controller, filtering engine, TAP controller, EEPROM controller, and FIFO controller. The device provides 32 KB of internal packet buffering in a 56-pin QFN package with an exposed pad, available in a tray configuration. A USB-to-Ethernet controller is an interface IC that bridges a USB host connection and an Ethernet network. Within the connectivity hierarchy, the LAN7500 combines multiple protocol functions that otherwise require separate MAC, PHY, USB interface, filtering, and packet-buffer components. This integration reduces board-level complexity while providing support for 10, 100, and 1000 Mb/s Ethernet operation through a single USB 2.0 interface. The LAN7500's principal features include a 10/100/1000 Ethernet MAC and PHY, a dedicated USB PHY, a Hi-Speed USB 2.0 device controller, and 32 KB of internal packet buffering. Its integrated filtering engine supports Ethernet traffic filtering, while the TAP and EEPROM controllers support the network-device functions normally required by a USB-connected Ethernet adapter. These functions make the controller suitable for compact adapters, embedded network ports, and portable connectivity products. The device combines a USB 2.0 device interface with a Gigabit Ethernet network interface while avoiding a separate external Gigabit Ethernet PHY in the target design. Its internal FIFO controller is specified with 32 KB of packet buffering, providing a defined data path between the USB and Ethernet sides. The 56-QFN package measures 8 mm by 8 mm according to the product listing, with an exposed thermal and electrical pad that must follow the manufacturer's land-pattern requirements. The Microchip LAN7500/LAN7500i data sheet identifies embedded systems, set-top boxes, personal video recorders, USB port replicators, USB-to-Ethernet dongles, and test instrumentation as representative applications. These uses align with the controller's combination of USB connectivity, Gigabit Ethernet support, packet buffering, and Ethernet filtering. A design can therefore add a network interface to a USB-capable embedded platform without implementing a discrete Ethernet controller and PHY around it. PCB implementation should follow the pin-description table, recommended land pattern, and reference schematic in the Microchip data sheet. The exposed pad requires the prescribed thermal-via and copper implementation, while input, output, crystal, and Ethernet differential-pair connections require careful routing. Validation should include USB enumeration, Ethernet link establishment at each supported rate, packet-loopback testing, and thermal assessment at the maximum intended operating condition. This page combines the core LAN7500-ABZJ specifications, application guidance, package information, sourcing questions, and replacement considerations into one engineering-focused reference. It also distinguishes verified functions and package details from parameters that require confirmation from the complete electrical table before a design is released for production.

見積もり お問い合わせ
LAN7500I-ABZJ - USB 2.0 to GbE Ethernet Bridge | Microchip
LAN7500I-ABZJ

LAN7500I-ABZJ - USB 2.0 to GbE Ethernet Bridge | Microchip

The Microchip LAN7500I-ABZJ is a Hi-Speed USB 2.0 to 10/100/1000 Gigabit Ethernet bridge controller housed in a 56-pin QFN (8x8 mm) package with an exposed pad. Per the Microchip LAN7500/LAN7500i datasheet, the part integrates a USB 2.0 device interface, a tri-speed 10/100/1000 MAC, and an RGMII/GMII/RMII/MII PHY interface, delivering 480 Mbps upstream and 1 Gbps Ethernet throughput in a single silicon die. A USB to Ethernet bridge is a peripheral controller IC that connects a USB host (typically a processor/SoC without an integrated GbE MAC) to an Ethernet PHY or external magnetics, enabling wired network connectivity over a standardized USB port. The category belongs to interface ICs in the broader mixed-signal connectivity family, bridging computer networking (IEEE 802.3) and peripheral interconnect (USB) hierarchies. Key features include 1.2 V / 2.5 V / 3.3 V supply operation, hardware-assisted checksum offload (IPv4/IPv6 TCP, UDP, ICMP), 9K jumbo frame support, Energy Efficient Detection of HDD to disable PHY analog blocks when the link is idle, and full-duplex flow control with IEEE 802.3x pause frames. The LAN7500I-ABZJ operates over the industrial -40C to +85C temperature range, while the non-I LAN7500-ABZJ variant covers 0C to +70C. Internally, the device combines a USB 2.0 PHY, a dedicated traffic manager with 16 KB packet buffer RAM, and an integrated GbE MAC. The MAC supports RGMII v2 (Reduced Gigabit Media Independent Interface) for direct connection to an external GbE PHY, while an integrated 10/100/1000 PHY option exists on select sister parts. This dual-path architecture allows designers to choose between BOM-minimizing integrated PHY or low-jitter external PHY designs. Typical applications include USB-to-Ethernet dongles, docking stations, set-top boxes, PVRs, embedded systems, industrial PCs, and test instrumentation requiring plug-in GbE connectivity. The wide operating temperature range also suits factory automation and outdoor equipment. Design consideration: when routing the RGMII traces between LAN7500I-ABZJ and the external PHY, keep length matching within 50 mils and isolate the analog supply with a ferrite bead to minimize EMI coupling into USB signals. This page synthesizes Microchip datasheet parameters, real-time distributor pricing, drop-in alternatives, and practical PCB layout guidance not consolidated in a single manufacturer resource.

見積もり お問い合わせ
LAN7800-I/VSX - USB 3.1 Gen 1 to Gigabit Ethernet Bridge | Microchip
LAN7800-I/VSX

LAN7800-I/VSX - USB 3.1 Gen 1 to Gigabit Ethernet Bridge | Microchip

The Microchip Technology LAN7800-I/VSX is a SuperSpeed USB 3.1 Gen 1 to 10/100/1000 Gigabit Ethernet bridge controller housed in a 48-pin SQFN (VSX) 6x6 mm package with industrial temperature grade (-40°C to +85°C). The device integrates a USB 3.1 Gen 1 device controller, a 10/100/1000 Ethernet MAC, and a Gigabit Ethernet PHY on a single die, eliminating the need for external PHY or MAC components and reducing total BOM cost. A USB to Ethernet bridge is a peripheral controller IC that translates USB transactions into Ethernet frames (and vice-versa), presenting a USB device interface to the host CPU while exposing an RJ45-style Ethernet port to the network. Modern system-on-chips often lack a wired Ethernet MAC/PHY, so an external bridge IC like the LAN7800 is required to add Gigabit LAN to embedded designs, tablets, docking stations, set-top boxes, and USB LAN dongles. Key differentiating specifications include USB 3.1 Gen 1 (5 Gbps) SuperSpeed connectivity, integrated Gigabit Ethernet PHY supporting 10/100/1000Base-T, hardware TCP/IP checksum offload, IEEE 802.3az Energy Efficient Ethernet (EEE), and a built-in 1.2V LDO that derives core voltage from the 3.3V analog rail. The IC also supports jumbo frames up to 9 KB, VLAN tagging (IEEE 802.1Q), and Microsoft NDIS 6.2 / Linux CDC-NCM / RNDIS driver models. Power is delivered through the USB bus (bus-powered operation supported) or self-powered via an external supply. From an architecture perspective, the LAN7800 pairs a USB 3.1 Gen 1 Physical Layer (PHY) and controller with a separate Ethernet PHY and MAC, joined by an internal DMA engine. The integrated PHY eliminates magnetics on the line side and supports HP Auto-MDIX for automatic crossover detection. The IC's hardware-offloaded TCP/IP checksums reduce host CPU loading while sustaining near-line-rate throughput. Typical applications include notebook and tablet docking stations that add LAN connectivity through USB, USB to Gigabit Ethernet dongles for ultrabooks and MacBooks lacking RJ45 ports, set-top boxes, PVRs and streaming media adapters, embedded industrial systems requiring deterministic network connectivity, and test & measurement instruments that need a USB-attached network interface. Designers select the LAN7800 over competing USB 2.0 bridges when SuperSpeed (5 Gbps) headroom is required for true gigabit throughput. When designing in this device, allocate generous USB 3.0 SuperSignal routing with 90-ohm differential impedance, place decoupling capacitors close to each VDD12A pin (pins 25, 30, 44), and follow the schematic checklist to avoid signal-integrity pitfalls. Use the EVB-LAN7800 reference design as the layout starting point. This page synthesizes distributor pricing, drop-in alternatives (LAN7800/VSX commercial temp, LAN7801/9JX with RGMII support), design notes, and package-level comparisons not bundled in the manufacturer datasheet alone.

見積もり お問い合わせ
LAN7800/VSX USB 3.1 Gen1 to Gigabit Ethernet Bridge | Microchip Technology
LAN7800/VSX

LAN7800/VSX USB 3.1 Gen1 to Gigabit Ethernet Bridge | Microchip Technology

The Microchip Technology LAN7800/VSX is a single-chip SuperSpeed USB 3.1 Gen1 to 10/100/1000 Ethernet controller with an integrated Gigabit Ethernet PHY, supplied in a 48-pin SQFN package measuring 6 x 6 mm. It combines a USB device controller, 10/100/1000 Base-TX Ethernet MAC, and integrated PHY to add wired network connectivity through one USB port. The device targets docking stations, set-top boxes, PVRs, port replicators, USB-to-Ethernet dongles, embedded systems, and test instrumentation where a compact, bus-powered network interface is valuable. An Ethernet controller is an interface integrated circuit that manages data exchange between a host computer or embedded processor and a physical Ethernet network. This LAN7800 bridges SuperSpeed USB 3.1 Gen1 traffic to copper Ethernet, supporting 10, 100, and 1000 Mb/s operation. Its integrated PHY reduces the need for a separate physical-layer transceiver, while the integrated USB and Ethernet blocks simplify host-side software connectivity through standard network-device operation. The key verified feature set includes SuperSpeed USB 3.1 Gen1 connectivity, a 10/100/1000 Ethernet controller interface, and an integrated 10/100/1000 Ethernet PHY. Microchip describes the LAN7800 as a high-performance, cost-effective USB-to-Ethernet connectivity solution. The 48-SQFN package supports compact PCB designs, but its exposed thermal pad and high-speed interfaces require careful layout and thermal implementation. The controller is designed for USB 3.1 Gen1-to-Gigabit Ethernet conversion rather than general-purpose data acquisition. Its USB side connects to a modern host or embedded system, while its Ethernet side connects to a network through an RJ45 module and appropriate magnetic isolation or magnetics. USB bus power can support portable dongle designs, while external power may be required depending on the implementation and operating mode. Typical applications include notebook and tablet docking stations, USB port replicators, set-top boxes, personal video recorders, embedded Linux systems, USB-to-Ethernet adapters, and test equipment. The LAN7800 is particularly useful when a product needs one USB connection to provide reliable wired Ethernet without adding a separate host Ethernet PHY or a large external bridge assembly. For layout, follow Microchip’s published LAN7800 schematic checklist and evaluation-board guidance. Pay particular attention to the high-speed USB differential pair, Ethernet differential pairs, power rails, decoupling, return paths, and exposed-pad connection. Confirm the exact package pin assignments and electrical limits against the current manufacturer datasheet before release to production. This page combines the verified manufacturer and distributor information for LAN7800/VSX with application guidance, design cautions, and a comparison framework. It helps engineers determine whether the integrated USB-to-Gigabit Ethernet bridge fits a docking, embedded, or adapter design before completing board-level validation.

見積もり お問い合わせ
LAN7800T/VSX - USB 3.1 Gen1 to Gigabit Ethernet Bridge | Microchip
LAN7800T/VSX

LAN7800T/VSX - USB 3.1 Gen1 to Gigabit Ethernet Bridge | Microchip

The Microchip LAN7800T/VSX is a SuperSpeed USB 3.1 Gen 1 to 10/100/1000 Gigabit Ethernet bridge controller, housed in a 48-pin SQFN (6x6 mm) package with exposed pad. It integrates a 10/100/1000 Mbps Ethernet PHY, USB 3.1 Gen 1 device controller, and on-chip PHY in a single chip, enabling ultra high-performance USB-to-Ethernet connectivity at 5 Gbps SuperSpeed rates. What is a USB-to-Ethernet bridge controller? A USB-to-Ethernet bridge is a peripheral controller IC that presents itself to a host system as a USB device on one side and an Ethernet MAC/PHY on the other side. In the broader component taxonomy, it is a type of USB interface IC and network interface controller (NIC), belonging to the connectivity IC family within interface and networking semiconductors. The bridge allows devices without built-in Ethernet (single-board computers, tablets, embedded systems, USB-C docking stations) to add wired GbE connectivity through a standard USB port. Key features of the LAN7800T/VSX include 10/100/1000 Base-TX PHY interface, support for USB 3.1 Gen 1 (SuperSpeed, 5 Gbps), Wake-on-LAN (WoL), Energy Efficient Ethernet (EEE), VLAN filtering, programmable packet filtering, multicast filtering, and programmable LED indication. The device operates from 1.2V and 2.5V supply rails (typical of USB PHY and Ethernet PHY subsystems), and supports low-power modes including modern standby and wake-on-LAN event resume signaling to the host. The LAN7800T/VSX uses an integrated PHY with HP Auto-MDIX support, eliminating the need for crossover cables. The integrated USB 3.1 Gen 1 PHY includes spread-spectrum clocking for EMI reduction, and the Ethernet side integrates 10BASE-Te, 100BASE-TX, and 1000BASE-T PHYs. The device supports IEEE 802.3az Energy Efficient Ethernet (EEE) and is AEC-Q100 qualified through its automotive-grade sister variant LAN7800T-I/VSX, making the platform suitable for industrial, commercial, and selected automotive-grade applications. Typical applications include USB-C dongles and adapters, single-board computer (Raspberry Pi, etc.) wired networking, USB docking stations, embedded industrial gateways, point-of-sale (POS) terminals, and USB-attached network-attached storage (NAS) bridges. Industrial temperature variants (-40C to +85C) are also available under the same LAN7800 silicon. When designing with this device, the primary PCB consideration is the 48-pin SQFN exposed pad. The EP must be soldered to a sufficiently large copper ground pour on the top layer with multiple thermal vias to inner ground planes to dissipate heat from GbE operation and provide a low-impedance ground reference for the integrated PHY. USB 3.1 Gen 1 routing demands 90-ohm differential impedance with length matching. This page synthesizes distributor pricing, drop-in same-package alternatives, and practical design considerations not found in the standalone Microchip datasheet.

見積もり お問い合わせ
LAN7801T-I/9JX - USB 3.1 Gen1 to GbE Bridge | Microchip | RGMII
LAN7801T-I/9JX

LAN7801T-I/9JX - USB 3.1 Gen1 to GbE Bridge | Microchip | RGMII

The Microchip LAN7801T-I/9JX is a SuperSpeed USB 3.1 Gen 1 to 10/100/1000 Gigabit Ethernet bridge controller delivering high-performance USB-to-RGMII connectivity in a 64-pin SQFN (9x9 mm) package with industrial temperature rating. It integrates a USB 3.1 Gen 1 PHY, a 10/100/1000 Ethernet MAC with RGMII interface to an external PHY, and a 1.8V/3.3V mixed-voltage I/O ring for direct connection to common Ethernet PHYs. A USB-to-Ethernet bridge controller is a category of interface IC that allows a host processor or embedded system lacking native Gigabit Ethernet access to add wired network connectivity through a USB port, typically used where the host has no MII/RGMII-capable MAC or where USB is the only exposed peripheral interface. The product sits in the hierarchy of USB bridge controllers -> network interface controllers -> interface ICs -> integrated circuits, and is commonly deployed as a drop-in network upgrade in designs that need 1 Gbps without redesigning the host platform. Key features of the LAN7801T-I/9JX include USB 3.1 Gen 1 (5 Gbps) SuperSpeed support with backward compatibility to USB 2.0 High-Speed/Full-Speed/Low-Speed, integrated 10/100/1000 MAC, RGMII v1.3 / v2.0 (reduced and core modes) interface to external PHY, jumbo frame support up to 9 KB, Energy-Efficient Ethernet (EEE) per IEEE 802.3az, and industrial -40C to +85C operating range. The part supports CDC-NCM, CDC-ECM, and proprietary Windows/Linux/macOS drivers for plug-and-play integration across operating systems. The device uses a single 25 MHz reference clock (with optional 125 MHz syncE), integrates PHY-side terminations, and provides hardware-offload for checksum, TCP Segmentation Offload, and IEEE 1588 timestamping (depending on driver/firmware revision). Power management includes multiple suspend states (U1/U2 USB, energy detect, magic packet wake), making it suitable for always-on but low-power edge platforms. Typical applications include USB-to-Ethernet dongles and docking stations, industrial PCs and gateways, network printers, NAS enclosures, embedded Linux boards needing GbE, point-of-sale (POS) terminals, automotive infotainment, and ruggedized tablets. The LAN7801T-I/9JX is the industrial-temp (I) variant supplied in Tape & Reel packaging. When designing with this part, pay attention to PCB layout: route the 90-ohm differential USB 3.1 SuperSpeed pairs and RGMII traces with strict length-matching, keep the 25 MHz crystal within 200 mils of XI/XO, and provide a solid ground reference plane beneath the exposed pad for thermal and return-path integrity. This page synthesizes distributor pricing, drop-in alternatives from the Microchip LAN78xx family and cross-brand USB-to-Ethernet bridges, and practical design notes not found in the manufacturer datasheet.

見積もり お問い合わせ
LAN8710A-EZC - 10/100 Ethernet PHY | Microchip (Tape & Reel)
LAN8710A-EZC

LAN8710A-EZC - 10/100 Ethernet PHY | Microchip (Tape & Reel)

The Microchip Technology LAN8710A-EZC is a single-channel 10BASE-T/100BASE-TX Ethernet physical-layer transceiver with MII and RMII MAC connectivity in a 32-QFN package measuring 5 x 5 mm. It supports 10 Mbps and 100 Mbps links, full-duplex operation, auto-negotiation, and HP Auto-MDIX for direct or crossover cables. The device is designed for low-power, small-footprint consumer, industrial, and enterprise networking equipment. An Ethernet PHY is a physical-layer semiconductor that converts digital MAC data into electrical signals suitable for twisted-pair cabling, while receiving and converting incoming cable signals back into digital data. The LAN8710A family belongs to the network-interface hierarchy: Ethernet PHY, physical-layer transceiver, network interface IC, and interface semiconductor. Key features include support for IEEE 802.3u MII and RMII connections, 10BASE-T and 100BASE-TX operation, auto-negotiation, HP Auto-MDIX, and Microchip flexPWR technology. The supplied manufacturer material identifies both extended-commercial and industrial temperature-range options, although the exact temperature range assigned to this orderable suffix is not explicitly stated in the provided snippets. The package is a 32-QFN surface-mount device. The PHY is intended to work with an Ethernet MAC or a microcontroller containing an appropriate Ethernet MAC interface. MII and RMII provide different clocking and signal arrangements, so the host controller, board traces, and firmware must be matched to the selected interface mode. The verified manufacturer description confirms full-duplex operation and support for both 10 Mbps and 100 Mbps speeds. Typical applications include industrial Ethernet equipment, consumer networking products, embedded systems, IoT gateways, and compact Ethernet-enabled embedded controllers. A design must provide correct decoupling, controlled clocking, a compatible magnetics network path, and PCB layout that follows the manufacturer recommendations. The verified data does not provide the complete pin mapping, electrical limits, or application-specific reference design, so those details should be checked in the manufacturer datasheet before layout release. This page summarizes the verified manufacturer and distributor information while clearly separating confirmed features from electrical values that were not supplied. It is intended to help engineers identify the correct Ethernet PHY, package, interface type, and likely replacement family before consulting the complete datasheet.

見積もり お問い合わせ
LAN8710A-EZC-TR - 10/100 Ethernet PHY | Microchip
LAN8710A-EZC-TR

LAN8710A-EZC-TR - 10/100 Ethernet PHY | Microchip

The Microchip Technology LAN8710A-EZC-TR is a single-channel 10BASE-T/100BASE-TX Ethernet physical-layer transceiver with MII and RMII MAC connectivity in a 32-QFN package measuring 5 x 5 mm. It supports 10 Mbps and 100 Mbps links, full-duplex operation, auto-negotiation, and HP Auto-MDIX for direct or crossover cables. The device is designed for low-power, small-footprint consumer, industrial, and enterprise networking equipment. An Ethernet PHY is a physical-layer semiconductor that converts digital MAC data into electrical signals suitable for twisted-pair cabling, while receiving and converting incoming cable signals back into digital data. The LAN8710A family belongs to the network-interface hierarchy: Ethernet PHY, physical-layer transceiver, network interface IC, and interface semiconductor. Key features include support for IEEE 802.3u MII and RMII connections, 10BASE-T and 100BASE-TX operation, auto-negotiation, HP Auto-MDIX, and Microchip flexPWR technology. The supplied manufacturer material identifies both extended-commercial and industrial temperature-range options, although the exact temperature range assigned to this orderable suffix is not explicitly stated in the provided snippets. The package is a 32-QFN surface-mount device. The PHY is intended to work with an Ethernet MAC or a microcontroller containing an appropriate Ethernet MAC interface. MII and RMII provide different clocking and signal arrangements, so the host controller, board traces, and firmware must be matched to the selected interface mode. The verified manufacturer description confirms full-duplex operation and support for both 10 Mbps and 100 Mbps speeds. Typical applications include industrial Ethernet equipment, consumer networking products, embedded systems, IoT gateways, and compact Ethernet-enabled embedded controllers. A design must provide correct decoupling, controlled clocking, a compatible magnetics network path, and PCB layout that follows the manufacturer recommendations. The verified data does not provide the complete pin mapping, electrical limits, or application-specific reference design, so those details should be checked in the manufacturer datasheet before layout release. This page summarizes the verified manufacturer and distributor information while clearly separating confirmed features from electrical values that were not supplied. It is intended to help engineers identify the correct Ethernet PHY, package, interface type, and likely replacement family before consulting the complete datasheet.

見積もり お問い合わせ
LAN8710A-EZK - 10/100 Ethernet PHY | Microchip Technology
LAN8710A-EZK

LAN8710A-EZK - 10/100 Ethernet PHY | Microchip Technology

The Microchip Technology LAN8710A-EZK is a low-power single-channel Ethernet physical-layer transceiver for 10BASE-T and 100BASE-TX links, with support for 10 Mbps and 100 Mbps operation through a variable-voltage digital MII or RMII interface. The device is housed in a 32-QFN package measuring 5 mm by 5 mm. Its feature set includes HP Auto-MDIX, auto-negotiation, flexPWR technology, full-duplex operation, and industrial-temperature options. An Ethernet PHY, also called an Ethernet physical-layer transceiver, is the interface between a digital Ethernet media-access controller and twisted-pair cabling. It performs signal encoding, line conditioning, auto-negotiation, and crossover handling. The LAN8710A family occupies the physical-layer portion of the Ethernet hierarchy, connecting an Ethernet MAC through MII or RMII while the MAC handles higher-level frame processing. The LAN8710A-EZK supports both 10BASE-T and 100BASE-TX operation. HP Auto-MDIX allows the PHY to work with straight-through or crossover cables, while auto-negotiation selects the best supported speed and duplex mode. The variable I/O voltage allows the digital interface to operate with either 2.5 V or 3.3 V equipment, depending on the system design and selected operating conditions. The flexPWR feature is intended to reduce power consumption in portable and space-constrained systems. Microchip describes the LAN8710A family as a small-footprint, low-power solution for consumer electronics, industrial products, and enterprise equipment. Because the PHY is a digital interface IC rather than a power semiconductor, its operating characteristics are primarily defined by link rate, supply voltage, interface mode, temperature range, package, and power-management behavior. Typical applications include industrial Ethernet equipment, consumer network devices, embedded systems, USB-to-Ethernet adapters, IP cameras, set-top boxes, and communications equipment. The 32-QFN footprint is useful where board area is limited, while MII and RMII support allows the PHY to pair with either a full MII-capable MAC or a reduced pin-count RMII controller. Designers should confirm the exact supply rails, magnetics, crystal or clock requirements, decoupling, and exposed-pad layout against the manufacturer datasheet. The Ethernet magnetics and line-termination network remain essential parts of the physical design even when the PHY itself is highly integrated. Keep the digital interface traces short and isolate the analog network-side connections from noisy switching nodes. This page combines the LAN8710A-EZK datasheet, package and interface details, commercially relevant sourcing questions, same-footprint alternatives, comparison points, and practical PCB guidance. It is intended to help engineers evaluate the PHY before integrating it into a new 10/100 Ethernet design.

見積もり お問い合わせ
LAN8720AI-CP - 10/100 RMII Ethernet PHY | Microchip
LAN8720AI-CP

LAN8720AI-CP - 10/100 RMII Ethernet PHY | Microchip

The Microchip Technology LAN8720AI-CP is a small-footprint 10BASE-T and 100BASE-TX Ethernet transceiver with an RMII interface, auto-negotiation, and HP Auto-MDIX support. It is supplied in a 24-SQFN package measuring 4 mm by 4 mm and is designed for embedded systems requiring 10/100 Ethernet connectivity with a 50 MHz RMII MAC interface. An Ethernet physical-layer transceiver, commonly called an Ethernet PHY, converts between digital MAC signals and analog signals carried over twisted-pair cabling. The LAN8720AI-CP occupies the PHY level within the Ethernet hierarchy, working alongside an Ethernet MAC rather than replacing it. Its RMII connection reduces the number of parallel data lines required between the PHY and the host controller. The device supports 10BASE-T and 100BASE-TX operation through automatic speed and duplex negotiation. HP Auto-MDIX allows direct-connect or crossover LAN cables without manual cable selection. It also supports IEEE 802.3-2005 compliant register functions as well as vendor-specific register functions, giving embedded software both standardized and device-specific configuration options. Microchip identifies the LAN8720A and LAN8720Ai as compact solutions with up to 40% lower power consumption than earlier Microchip transceivers. The family integrates a voltage regulator and ESD-protection components to help reduce bill-of-material requirements. The LAN8720AI-CP connects to an Ethernet MAC through a standard RMII interface and supports both 10 Mbps and 100 Mbps operation. Typical uses include industrial Ethernet controllers, embedded Linux systems, programmable logic controllers, factory automation equipment, IoT gateways, and compact network adapters. The small 4 mm by 4 mm package also makes the device suitable for space-constrained boards where a conventional magnetics-heavy Ethernet implementation would be difficult to place. When designing around the LAN8720AI-CP, verify the RMII signal mapping, clock requirements, supply sequencing, magnetics selection, and Ethernet magnetics implementation against the manufacturer datasheet. Layout should keep the digital RMII interface away from the analog magnetics and provide a controlled return path beneath the high-speed differential pairs. Use the manufacturer pin-description table when assigning PCB tracks. This page combines device identity, package details, interface capabilities, replacement guidance, application engineering notes, and side-by-side alternatives. It is intended to help engineers locate the correct datasheet, assess board compatibility, select companion components, and determine whether a proposed replacement is genuinely pin-compatible rather than merely functionally similar.

見積もり お問い合わせ
LAN8740A-EN - 10/100 Ethernet PHY | Microchip Technology
LAN8740A-EN

LAN8740A-EN - 10/100 Ethernet PHY | Microchip Technology

The Microchip Technology LAN8740A-EN is a single-channel 10BASE-T/100BASE-TX Ethernet physical-layer transceiver with a 32-pin SQFN package measuring 5 mm by 5 mm. It supports MII and RMII host interfaces, operates at 10 Mbps or 100 Mbps, and includes variable I/O voltage, auto-negotiation, HP Auto-MDIX, cable diagnostics, and deterministic loopback delay. An Ethernet PHY is the physical-layer interface between a network media-access controller and twisted-pair cabling. Within the Ethernet interface hierarchy, the PHY connects a digital MAC to the analog 10BASE-T or 100BASE-TX line interface. The LAN8740A supports IEEE 802.3, IEEE 802.3u, and IEEE 802.3az Energy Efficient Ethernet operation, placing it in the low-power 10/100 Ethernet transceiver category. Key features include support for both straight-through and crossover cables through HP Auto-MDIX, automatic speed and duplex-mode selection, variable I/O voltage, and cable diagnostics that can reduce installation and troubleshooting costs. Commercial and industrial temperature variants are offered because the LAN8740A/LAN8740Ai family is specified from 0°C to 70°C or -40°C to 85°C, depending on the selected ordering option. The device is designed for embedded systems requiring a compact 10/100 Ethernet interface rather than gigabit data rates. MII support offers a parallel host interface for designs using the larger pin assignment, while RMII reduces the number of host-side signals and can simplify connections to controllers that support that interface. Auto-negotiation allows the PHY to select the best supported speed and duplex combination with the link partner. Typical uses include industrial controllers, embedded network equipment, set-top and communications appliances, and connected industrial products requiring a compact Ethernet front end. A 5 mm by 5 mm surface-mount package supports compact board layouts, but correct magnetics, termination, reference-clock implementation, decoupling, and high-speed layout remain essential for reliable links. Designers should follow the manufacturer datasheet and its reference circuit for the 25 MHz crystal or oscillator network, magnetic isolation, center-tap capacitors, and PCB layout. The 5 mm by 5 mm package also requires careful thermal assessment when the PHY operates continuously in an enclosed system. This page consolidates manufacturer specifications, distributor availability information, package details, and verified cross-reference evidence into an engineering-oriented guide. It also distinguishes documented functions from parameters that still require confirmation from the complete manufacturer datasheet or a detailed PCB design review.

見積もり お問い合わせ
LAN8740AI-EN - 10/100 Ethernet PHY, RMII/MII, 32-SQFN | Microchip
LAN8740AI-EN

LAN8740AI-EN - 10/100 Ethernet PHY, RMII/MII, 32-SQFN | Microchip

The Microchip LAN8740AI-EN is a single-port 10/100 Base-T Ethernet physical layer (PHY) transceiver with MII and RMII host interfaces, offered in the 32-pin SQFN (5x5 mm) package and rated for the industrial -40 °C to +85 °C temperature range. The 'AI' suffix denotes the industrial temperature grade, while '-EN' identifies the standard tray/tube ordering code of the LAN8740Ai family. An Ethernet PHY is the physical-layer transceiver that converts parallel digital data from a MAC into differential 10BASE-T or 100BASE-TX signalling on a twisted-pair cable, and converts the incoming analogue signal back into digital words. In the OSI hierarchy a PHY sits below the MAC inside the data-link layer, and the device therefore belongs to the network interface controller family of integrated circuits alongside MAC controllers and USB-to-Ethernet bridges. Key features include auto-negotiation for automatic speed and duplex selection, HP Auto-MDIX for direct-connect or crossover cable use without manual crossover wiring, auto-polarity correction, deterministic loopback delay for real-time system performance, and cable diagnostics that reduce installation and service cost. The device is compliant with IEEE 802.3 and IEEE 802.3u and is well suited to consumer, embedded and industrial equipment. The LAN8740Ai also carries Microchip's flexPWR technology, an integrated low-power design approach that removes the need for an external switching regulator for the PHY core. This reduces board area, component count and overall system power, which is decisive in battery-backed and Energy Efficient Ethernet designs where the PHY is frequently the largest standby consumer on the board. Typical uses include industrial Ethernet gateways, PLC and HMI panels, IP cameras and NVRs, set-top boxes and consumer set-top equipment, printer and copier controllers, embedded Linux boards using an RMII-capable SoC, and network-connected sensors and IoT nodes. The small 5x5 mm footprint keeps the PHY compact enough for space-constrained embedded boards while the 32-pin SQFN keeps the pin count manageable for four-layer PCB design. The main design trade-off is interface choice: RMII reduces the host pin count to a minimum and therefore lowers EMI and cost, but it is sensitive to clock timing and requires a stable 50 MHz reference, whereas full MII offers a parallel, more forgiving bus at the expense of roughly thirty signal pins. Commercial designs should confirm RMII clock, reference and crystal/oscillator requirements against the manufacturer datasheet before layout is frozen. This page consolidates the manufacturer device documentation, verified distributor listings, drop-in alternatives and practical PCB and layout guidance into a single design reference, so that schematic and layout decisions for a LAN8740Ai-based Ethernet port can be made without assembling the same information from many sources.

見積もり お問い合わせ
LAN8741AI-EN - 10/100 Ethernet PHY | Microchip Technology
LAN8741AI-EN

LAN8741AI-EN - 10/100 Ethernet PHY | Microchip Technology

Microchip Technology LAN8741AI-EN is a 10/100 Base-T/TX Fast Ethernet physical-layer transceiver with a Full MII or RMII MAC interface, operating at 10 Mbps or 100 Mbps. The device is housed in a 32-SQFN package measuring 5 mm by 5 mm and supports industrial-temperature operation from -40°C to 85°C. Its primary interfaces are MII, RMII, 10BASE-T, and 100BASE-TX. An Ethernet physical-layer transceiver, commonly called an Ethernet PHY, converts between digital MAC signals and analog signals carried over twisted-pair cabling. Within the network hierarchy, LAN8741AI-EN belongs to the Ethernet interface IC category and implements the physical layer required by a 10/100 Fast Ethernet MAC. It adds negotiated speed and duplex selection, HP Auto-MDIX cable handling, Energy Efficient Ethernet support, and power-saving sleep functions to the basic physical-layer function. The LAN8741AI-EN supports IEEE 802.3az Energy Efficient Ethernet, full-duplex 10BASE-T and 100BASE-TX links, automatic speed and duplex negotiation, and HP Auto-MDIX. HP Auto-MDIX allows a direct-connect or crossover cable to be used without manually reconfiguring the PHY. The manufacturer also identifies deterministic loopback delay as a feature for real-time system performance, making the device relevant to deterministic embedded networking designs. Communication with the Ethernet MAC is performed through standard MII or RMII interfaces. IEEE 802.3u-compatible MII operation provides a parallel digital interface, while RMII reduces the number of required signals. The interface choice allows the PHY to be paired with an embedded controller, microcontroller, application processor, or other MAC-capable host according to the system clocking and signal-count requirements. Typical uses include industrial control equipment, embedded Ethernet gateways, factory automation nodes, building automation controllers, network-connected sensors, and compact communication modules. The industrial temperature range supports designs expected to operate across extended commercial environments, although system designers must also verify thermal, isolation, magnetics, and regulatory requirements for their installation environment. PCB implementation should account for the 5 mm by 5 mm SQFN footprint, exposed-pad thermal management, short high-speed traces, controlled return paths, and the external magnetics required by the Ethernet physical layer. Keep the digital MAC interface separated as far as practical from the analog network-side circuitry, and use the manufacturer’s reference layout and component guidance to preserve signal integrity and reliable auto-negotiation. This product page organizes the LAN8741AI-EN’s interface capabilities, package information, operating ranges, available drop-in alternative, application guidance, and design considerations. It also identifies the engineering details that require confirmation against the manufacturer datasheet, particularly pin assignments and detailed electrical limits.

見積もり お問い合わせ
LAN8742-CZ - 100Mbps Ethernet PHY with 24-QFN
LAN8742-CZ

LAN8742-CZ - 100Mbps Ethernet PHY with 24-QFN

The Microchip Technology LAN8742-CZ is a low-power 10BASE-T/100BASE-TX Ethernet physical-layer transceiver with a 100 Mbps maximum link rate, variable I/O voltage, and a 24-pin QFN package. It supports the IEEE 802.3 and IEEE 802.3u standards and is designed to connect an Ethernet MAC through an RMII interface to copper twisted-pair Ethernet magnetics. The verified search data identifies it as an Ethernet controller interface device and a 1/1 driver-receiver configuration with full-duplex RMII support. An Ethernet PHY is the physical-layer device that translates digital MAC data into electrical signaling for a network cable and converts received cable signals back into digital data. In the hierarchy, the LAN8742-CZ belongs to the Ethernet transceiver, network-interface, integrated-interface-IC, and broader semiconductor categories. Placing a PHY between a host controller and an RJ45 magnetics assembly allows a microcontroller, application processor, or dedicated Ethernet controller to connect to 10 Mbps or 100 Mbps copper networks without implementing the analog cable interface directly. Verified features include 10BASE-T and 100BASE-TX operation, auto-negotiation, HP Auto-MDIX, Energy Efficient Ethernet support identified in the family description, and Wake-On-LAN functionality identified for the LAN8742 family. The variable I/O voltage allows the digital interface voltage to be selected for integration with a host, while the compact 24-QFN, 4 x 4 mm package supports space-constrained embedded designs. The verified results also describe cable diagnostics support, although detailed diagnostic limits are not supplied. The LAN8742-CZ is normally used as the PHY beside a 10/100 Ethernet magnetic module and RJ45 connector. RMII connects the PHY to the MAC, reducing the number of parallel data and control signals compared with older MII implementations. The PHY supports 10 Mbps and 100 Mbps operation and automatically negotiates the best supported speed and duplex mode, simplifying host-side configuration. Exact timing, current, voltage-range, temperature, and package-dimension details require the manufacturer datasheet and are not inferred here. For new production designs, verify lifecycle status and sourcing before committing to an obsolete device. The verified cross-reference data specifically identifies LAN8742A-CZ-TR as a compatible substitute with extended availability, while also describing LAN8742AI-CZ-TR as a direct pin-compatible replacement. Any substitution should be checked against the exact RMII pin mapping, voltage domains, package exposed-pad requirements, magnetic-device pinout, and system timing. This page combines verified distributor and manufacturer information with application guidance, replacement context, and package-focused design notes. It does not invent unpublished pricing, electrical limits, pin names, or lifecycle dates; unavailable values are explicitly marked for engineering review.

見積もり お問い合わせ
LAN8742-CZ-TR - 100Mbps Ethernet PHY with 24-QFN (Tape & Reel)
LAN8742-CZ-TR

LAN8742-CZ-TR - 100Mbps Ethernet PHY with 24-QFN (Tape & Reel)

The Microchip Technology LAN8742-CZ-TR is a low-power 10BASE-T/100BASE-TX Ethernet physical-layer transceiver with a 100 Mbps maximum link rate, variable I/O voltage, and a 24-pin QFN package. It supports the IEEE 802.3 and IEEE 802.3u standards and is designed to connect an Ethernet MAC through an RMII interface to copper twisted-pair Ethernet magnetics. The verified search data identifies it as an Ethernet controller interface device and a 1/1 driver-receiver configuration with full-duplex RMII support. An Ethernet PHY is the physical-layer device that translates digital MAC data into electrical signaling for a network cable and converts received cable signals back into digital data. In the hierarchy, the LAN8742-CZ-TR belongs to the Ethernet transceiver, network-interface, integrated-interface-IC, and broader semiconductor categories. Placing a PHY between a host controller and an RJ45 magnetics assembly allows a microcontroller, application processor, or dedicated Ethernet controller to connect to 10 Mbps or 100 Mbps copper networks without implementing the analog cable interface directly. Verified features include 10BASE-T and 100BASE-TX operation, auto-negotiation, HP Auto-MDIX, Energy Efficient Ethernet support identified in the family description, and Wake-On-LAN functionality identified for the LAN8742 family. The variable I/O voltage allows the digital interface voltage to be selected for integration with a host, while the compact 24-QFN, 4 x 4 mm package supports space-constrained embedded designs. The verified results also describe cable diagnostics support, although detailed diagnostic limits are not supplied. The LAN8742-CZ-TR is normally used as the PHY beside a 10/100 Ethernet magnetic module and RJ45 connector. RMII connects the PHY to the MAC, reducing the number of parallel data and control signals compared with older MII implementations. The PHY supports 10 Mbps and 100 Mbps operation and automatically negotiates the best supported speed and duplex mode, simplifying host-side configuration. Exact timing, current, voltage-range, temperature, and package-dimension details require the manufacturer datasheet and are not inferred here. For new production designs, verify lifecycle status and sourcing before committing to an obsolete device. The verified cross-reference data specifically identifies LAN8742A-CZ-TR as a compatible substitute with extended availability, while also describing LAN8742AI-CZ-TR as a direct pin-compatible replacement. Any substitution should be checked against the exact RMII pin mapping, voltage domains, package exposed-pad requirements, magnetic-device pinout, and system timing. This page combines verified distributor and manufacturer information with application guidance, replacement context, and package-focused design notes. It does not invent unpublished pricing, electrical limits, pin names, or lifecycle dates; unavailable values are explicitly marked for engineering review.

見積もり お問い合わせ
LAN8742A-CZ - 10/100 Ethernet PHY, RMII, 24-SQFN | Microchip (Tape & Reel)
LAN8742A-CZ

LAN8742A-CZ - 10/100 Ethernet PHY, RMII, 24-SQFN | Microchip (Tape & Reel)

The Microchip LAN8742A-CZ is a low-power 10BASE-T/100BASE-TX Ethernet PHY transceiver with variable I/O voltage, packaged in a 24-pin SQFN (4x4 mm) and supplied on tape and reel. It supports MII and RMII MAC interfaces, operates from a 1.8V to 3.3V variable I/O supply, and is IEEE 802.3 / 802.3u compliant. The device integrates auto-negotiation, auto-polarity correction, and HP Auto-MDIX, eliminating the need for crossover cables. It is well-suited for consumer, embedded, and industrial Ethernet applications. A PHY (physical layer transceiver) is a key element of any Ethernet link: it sits between the MAC controller and the magnetic transformer/RJ-45, handling line encoding/decoding, link training, and electrical signaling over twisted-pair copper. PHY transceivers are part of the broader category of Ethernet interface ICs, which include MAC controllers, switches, and integrated MAC+PHY SoCs. The LAN8742A specifically implements the 10/100 Mbps copper PHY only; higher-speed Gigabit (1000BASE-T) PHYs use multi-level signaling (PAM) and more pins. Key features of the LAN8742A-CZ include Wake-On-LAN support for system-level sleep modes, cable diagnostics for fault detection, and flexPWR flexible power technology for low-power operation. The variable I/O voltage (1.8V-3.3V) allows direct connection to low-voltage MCUs without level shifters. The HP Auto-MDIX feature automatically detects and compensates for TX/RX pair swaps, allowing either straight-through or crossover cables to be used interchangeably. Architecturally, the LAN8742A employs DSP-based echo and crosstalk cancellation to achieve robust 100BASE-TX performance over Cat5 cable. The on-chip PHY includes an integrated termination network and uses energy detect plus power-down modes to meet modern standby-power requirements. MII and RMII MAC interfaces are selectable via strap pins, allowing the same part to be paired with virtually any MCU or SoC MAC. Typical applications include IoT gateways, industrial Ethernet nodes, embedded web servers, building automation controllers, IP cameras, and consumer electronics requiring a wired network connection. The wide 1.8V-3.3V I/O range and low power consumption also make it attractive for battery-powered Ethernet-enabled devices. When designing with the LAN8742A-CZ, follow the Microchip LAN8742 QFN Routing Checklist for proper PCB layout - the analog ground plane and 50-ohm impedance-controlled differential pairs are critical for radiated emissions and signal integrity compliance. Decoupling capacitors must be placed adjacent to each power pin, and the magnetics must be specified to IEEE 802.3 isolation and return-loss specifications. This page synthesizes distributor pricing, drop-in same-BLAN alternatives, and Microchip application-note design notes not found in the manufacturer datasheet alone - giving engineers a single, decision-ready reference.

USD $0.74 在庫あり
LAN8742A-CZ-TR - 10/100 Ethernet PHY, RMII, 24-SQFN | Microchip
LAN8742A-CZ-TR

LAN8742A-CZ-TR - 10/100 Ethernet PHY, RMII, 24-SQFN | Microchip

The Microchip LAN8742A-CZ-TR is a low-power 10BASE-T/100BASE-TX Ethernet PHY transceiver with variable I/O voltage, packaged in a 24-pin SQFN (4x4 mm) and supplied on tape and reel. It supports MII and RMII MAC interfaces, operates from a 1.8V to 3.3V variable I/O supply, and is IEEE 802.3 / 802.3u compliant. The device integrates auto-negotiation, auto-polarity correction, and HP Auto-MDIX, eliminating the need for crossover cables. It is well-suited for consumer, embedded, and industrial Ethernet applications. A PHY (physical layer transceiver) is a key element of any Ethernet link: it sits between the MAC controller and the magnetic transformer/RJ-45, handling line encoding/decoding, link training, and electrical signaling over twisted-pair copper. PHY transceivers are part of the broader category of Ethernet interface ICs, which include MAC controllers, switches, and integrated MAC+PHY SoCs. The LAN8742A specifically implements the 10/100 Mbps copper PHY only; higher-speed Gigabit (1000BASE-T) PHYs use multi-level signaling (PAM) and more pins. Key features of the LAN8742A-CZ-TR include Wake-On-LAN support for system-level sleep modes, cable diagnostics for fault detection, and flexPWR flexible power technology for low-power operation. The variable I/O voltage (1.8V-3.3V) allows direct connection to low-voltage MCUs without level shifters. The HP Auto-MDIX feature automatically detects and compensates for TX/RX pair swaps, allowing either straight-through or crossover cables to be used interchangeably. Architecturally, the LAN8742A employs DSP-based echo and crosstalk cancellation to achieve robust 100BASE-TX performance over Cat5 cable. The on-chip PHY includes an integrated termination network and uses energy detect plus power-down modes to meet modern standby-power requirements. MII and RMII MAC interfaces are selectable via strap pins, allowing the same part to be paired with virtually any MCU or SoC MAC. Typical applications include IoT gateways, industrial Ethernet nodes, embedded web servers, building automation controllers, IP cameras, and consumer electronics requiring a wired network connection. The wide 1.8V-3.3V I/O range and low power consumption also make it attractive for battery-powered Ethernet-enabled devices. When designing with the LAN8742A-CZ-TR, follow the Microchip LAN8742 QFN Routing Checklist for proper PCB layout - the analog ground plane and 50-ohm impedance-controlled differential pairs are critical for radiated emissions and signal integrity compliance. Decoupling capacitors must be placed adjacent to each power pin, and the magnetics must be specified to IEEE 802.3 isolation and return-loss specifications. This page synthesizes distributor pricing, drop-in same-BLAN alternatives, and Microchip application-note design notes not found in the manufacturer datasheet alone - giving engineers a single, decision-ready reference.

USD $0.74 在庫あり
LAN8742AI-CZ - 10/100 Ethernet PHY | Microchip Technology
LAN8742AI-CZ

LAN8742AI-CZ - 10/100 Ethernet PHY | Microchip Technology

The Microchip Technology LAN8742AI-CZ is a small-footprint RMII 10/100 Fast Ethernet transceiver with HP Auto-MDIX, cable diagnostics, Wake-on-LAN functionality, and flexPWR technology in a 24-SQFN package. It is designed for consumer, embedded, and industrial Ethernet equipment requiring a compact single-port Ethernet physical layer solution. The device supports 10BASE-T and 100BASE-TX operation, auto-negotiation, auto-polarity correction, and direct or crossover cable connections through HP Auto-MDIX. An Ethernet PHY, also called a physical-layer transceiver, converts digital data into electrical signals for transmission over twisted-pair cabling and converts received signals into data for the host controller. The LAN8742AI-CZ sits between an Ethernet transformer or magnetics and an RMII-compatible embedded host. In the hierarchy of network interfaces, it is a physical-layer IC within the Ethernet transceiver and interface-controller category. The LAN8742AI-CZ offers a 1.8 V to 3.3 V operating range, as identified for this part in the supplier listing. Its integrated low-power features and Wake-on-LAN capability suit systems that need to reduce activity during idle periods. Auto-negotiation automatically establishes the best supported speed and duplex mode, while auto-polarity correction prevents incorrect operation when cable polarity is reversed. HP Auto-MDIX removes the requirement to distinguish straight-through and crossover cables at the connector. The LAN8742AI-CZ is also described as supporting cable diagnostics, which can help embedded equipment identify wiring faults during installation or field maintenance. Its small 4 x 4 mm SQFN package supports compact PCB layouts, but the exposed pad and high-speed interface require careful thermal, grounding, and signal-integrity implementation. Microchip provides a dedicated LAN8742 QFN routing checklist that specifies connecting the exposed digital-ground pad to an internal ground plane with a 2 x 2 grid of four power vias. Typical applications include industrial Ethernet controllers, embedded Linux systems, network appliances, consumer electronics, USB-to-Ethernet equipment, and IoT gateways. The RMII interface is particularly appropriate for microcontrollers and application processors that provide a parallel Ethernet MAC interface. Selection should consider magnetics compatibility, firmware driver support, cable-diagnostic behavior, operating-temperature requirements, and the precise board-level implementation guidance. For reliable operation, follow the manufacturer datasheet for pin assignments, external component values, crystal or clock requirements, and layout clearances. Treat the exposed pad as a thermal and electrical connection rather than an unused lead. Validate the completed board for RMII timing, Ethernet magnetics integration, return-loss performance, radiated emissions, and cable insertion before production. This page combines the manufacturer part information, supplier listings, package details, interface capabilities, drop-in family options, and practical PCB guidance into a focused engineering reference. It also distinguishes confirmed electrical characteristics from parameters that still require the manufacturer datasheet for final design verification.

見積もり お問い合わせ
LAN9115-MT - 10/100 Ethernet Controller, 3.3V | Microchip
LAN9115-MT

LAN9115-MT - 10/100 Ethernet Controller, 3.3V | Microchip

The Microchip Technology LAN9115-MT is a single-chip 10/100 Ethernet controller with a nominal 3.3 V supply, clock frequency up to 25 MHz, and a 100-pin TQFP package measuring 14 x 20 mm. It integrates an Ethernet controller and Base-T/TX PHY behind a 16-bit parallel interface for embedded systems requiring medium-performance network connectivity. The device is positioned as a cost-conscious, flexible Ethernet solution that reduces the component count compared with separate controller and physical-layer devices. An Ethernet controller is an interface IC that connects an embedded processor or programmable logic device to a physical Ethernet network. The controller manages higher-level station functions, while the integrated PHY handles the physical signaling required for 10BASE-T and 100BASE-TX links. Within the semiconductor hierarchy, this device is a network interface controller, a communications interface IC, and a system-level Ethernet connectivity component. Verified product information identifies the LAN9115 as a full-featured single-chip 10/100 Ethernet controller intended for 16-bit embedded applications. Its parallel interface supports integration with processors that use a memory-mapped bus rather than a dedicated PCI interface. The supplied distributor classification also identifies a Base-T/TX PHY, while the product description emphasizes price-performance balance for medium-performance requirements. The LAN9115 combines MAC-oriented controller functionality and physical-layer connectivity in one package. This consolidation can simplify PCB routing and reduce the number of external interface components, but the Ethernet magnetics, connector, termination, clock source, decoupling network, and firmware support remain essential parts of a working network subsystem. Its 3.3 V operation also places it in the supply domain of many embedded processors, FPGAs, and industrial controllers. Typical uses include industrial control equipment, embedded gateways, factory data acquisition, instrumentation, building automation, serial-to-Ethernet products, and compact embedded servers. The LAN9115 is most appropriate where 10/100 Ethernet is sufficient and a 16-bit host interface is preferable to a PCI-based architecture. It can also form the network foundation for supervisory systems that exchange configuration, status, and diagnostic data. Board design should reserve careful attention to the 25 MHz clock requirement, 3.3 V power distribution, PHY-to-magnetics routing, and manufacturer-recommended decoupling and layout practices. Because the verified snippets do not provide a complete timing, register, electrical-limit, or absolute-maximum specification set, designers should consult the official manufacturer datasheet before finalizing clock tolerances, impedance, magnetics selection, or software configuration. This page consolidates verified product identity, package, interface, supply, and sourcing information into a practical selection record. It also distinguishes verified facts from unavailable details rather than guessing, while directing engineers to the official datasheet and authorized distributor listings for design validation and current commercial availability.

見積もり お問い合わせ
LAN9116-MT - 10/100 Ethernet Controller | Microchip
LAN9116-MT

LAN9116-MT - 10/100 Ethernet Controller | Microchip

Microchip LAN9116-MT is a single-chip 10/100 Ethernet controller with a parallel CPU interface for embedded systems requiring integrated network connectivity, flexible integration, and controlled system cost. It supports 10 Mbps and 100 Mbps Ethernet operation and interfaces with 16-bit or 32-bit embedded processors. The device is supplied in a 100-pin TQFP package measuring 14 x 20 mm. Its combination of an Ethernet controller, 10/100 Base-T/TX physical-layer interface, parallel host interface, and low host-CPU overhead makes it suitable for industrial controllers, embedded gateways, network management equipment, and compact connected products. An Ethernet controller is an interface IC that connects a processor or embedded system to an Ethernet network. In the hardware hierarchy, a network interface controller includes the Ethernet MAC, host-facing bus interface, and physical-layer functions required for copper Ethernet communication. The LAN9116 family combines these functions in one device, reducing the number of external interface components needed when an embedded product requires 10/100 Ethernet rather than only a lower-level transceiver. According to the Microchip LAN9116 datasheet, the controller is intended for embedded applications where performance, flexibility, integration ease, and system cost control are important. Its architecture targets 32-bit applications with medium-to-high performance requirements, while the parallel interface also supports connection to many 16-bit embedded processors. The documented 10/100 Base-T/TX capability allows a system to negotiate 10 Mbps or 100 Mbps operation, while the integrated controller architecture reduces the processing burden imposed on the host CPU. The LAN9116-MT belongs to the LAN9116 product family and is offered as a 100-pin TQFP implementation. Its parallel host interface is intended to connect with embedded processor buses rather than using the serial interfaces associated with many newer Ethernet controllers. This makes it relevant to established embedded processor platforms where a proven parallel bus, compact 14 x 20 mm package, and integrated 10/100 Ethernet function can simplify a board-level design without requiring a separate PHY. Typical applications include industrial Ethernet gateways, programmable controllers, factory automation equipment, embedded routers, print servers, set-top boxes, and network-enabled test equipment. The device is also appropriate for compact industrial control systems in which a 16-bit or 32-bit host processor needs deterministic access to Ethernet packet data. Designers should evaluate host-bus timing, magnetics selection, connector integration, and reference-circuit layout against the complete manufacturer datasheet before releasing production hardware. The primary design consideration is that the LAN9116-MT integrates substantial networking functionality around a parallel host interface. Designers should use the manufacturer reference schematic and placement checklist as the basis for routing the processor interface, supplying the required clock and reset circuitry, and placing magnetics close to the physical-layer section. Input and output constraints, crystal requirements, termination, and decoupling must be verified directly from the manufacturer datasheet rather than inferred from the distributor description. This page consolidates the verified manufacturer description, distributor package information, family comparisons, and practical selection guidance for LAN9116-MT. It also identifies where verified drop-in alternatives are not established, helping engineers distinguish documented family alternatives from unverified claims while reducing design, sourcing, and integration risk.

見積もり お問い合わせ
LAN9117-MD - 10/100 Ethernet Controller | Microchip
LAN9117-MD

LAN9117-MD - 10/100 Ethernet Controller | Microchip

The Microchip LAN9117-MD is a high-performance, single-chip 10/100 non-PCI Ethernet controller designed for embedded systems, with a 16-bit CPU interface and integrated Ethernet controller functionality. The verified product information identifies it as a member of the LAN9118 family and emphasizes efficient interfacing with most 16-bit embedded CPUs, low CPU overhead, and suitability for medium- to high-performance applications. It is packaged as an Ethernet interface controller from the LAN9117 family; the exact package designation, pin count, voltage ratings, and full electrical limits require confirmation from the manufacturer datasheet. What is an Ethernet controller? An Ethernet controller is an integrated circuit that manages the hardware and protocol functions required for a host system to communicate over an Ethernet network. In the LAN9117-MD, the 10/100 designation refers to support for 10 Mb/s and 100 Mb/s Ethernet operation, while the non-PCI description identifies its host-side integration approach. The device is intended to reduce CPU involvement in network traffic and simplify embedded Ethernet connectivity. The most important verified feature is the 16-bit host-interface orientation. The product data states that the LAN9117 efficiently interfaces with most 16-bit embedded CPUs and uses a low-CPU-overhead architecture. It also belongs to the LAN9118 family, which provides useful context for firmware and hardware design work involving related SMSC Ethernet controllers. The product is marketed for embedded applications where performance, flexibility, ease of integration, and system-cost control are priorities. LAN9117-MD is suitable for industrial control, embedded instrumentation, network-connected test equipment, and compact embedded platforms that need 10/100 Ethernet without a PCI bus. Compared with a software-heavy network interface, a dedicated Ethernet controller can offload protocol and hardware tasks, reducing the burden placed on the host processor. The actual throughput, media interface, clock requirements, supply voltage, and electrical timing must be checked against the official datasheet before schematic capture. A key design consideration is confirming the exact package footprint and pin compatibility before substituting any part. The available migration guidance explicitly states that the LAN9211 is not a drop-in replacement for the LAN9117 because it uses a different package and requires a new PCB. This distinction is important when comparing Ethernet controllers by function rather than by mechanical interchangeability. This product page consolidates the verified LAN9117-MD role, family information, 10/100 Ethernet capability, 16-bit embedded-CPU interface, sourcing references, and migration cautions into a practical component-selection resource. Numeric electrical limits, pricing, pinout assignments, lifecycle details, and validated drop-in alternatives remain dependent on manufacturer or distributor data.

見積もり お問い合わせ