LTC2372HUH-18
LTC2372HUH-18 - 18-Bit 500ksps 8-Ch SAR ADC | Analog Devices
The Analog Devices LTC2372HUH-18 is a low noise, high speed, highly configurable 8-channel 18-bit successive approximation register (SAR) analog-to-digital converter (ADC) that operates from a single 5V supply and delivers up to 500 ksps throughput in a 32-pin QFN (5x5 mm) package. According to the manufacturer datasheet, the part integrates a low-crosstalk 8-channel input multiplexer, an onboard low-drift (20 ppm/°C max) 2.048V temperature-compensated reference, and a single-shot capable reference buffer, making it a complete multi-channel precision data-acquisition front end.
A successive approximation register ADC is a sampled-data converter that binary-searches its internal DAC against the analog input over N clock cycles to produce an N-bit code. The SAR architecture is favored for multiplexed multi-channel applications because each conversion is deterministic, has no pipeline latency, and exhibits excellent DC linearity. The LTC2372HUH-18 belongs to the precision SAR ADC product class, which sits hierarchically under analog-to-digital converters, data converters, and signal-chain ICs in the broader power management and analog semiconductor taxonomy.
Key differentiating specifications include 100 dB SNR at the 500 ksps maximum sample rate, 8 fully-differential or pseudo-differential input channels routed through a low-crosstalk MUX, 20 ppm/°C maximum reference temperature coefficient, and an SPI-compatible serial interface that supports 1.8V, 2.5V, 3.3V, and 5V logic. A configurable sequencer with a depth of 16 automates channel scanning, and the wide 4.75V to 5.25V analog supply tolerance suits industrial 5V rails. The 32-QFN (5x5) plastic package with exposed pad provides low thermal resistance, enabling reliable operation over the -40°C to +125°C extended industrial temperature range.
In the typical application circuit, the LTC2372HUH-18 is driven by an external op-amp buffer or directly by a low-impedance sensor network, with a 0.1 µF + 10 µF decoupling scheme on AVDD and an RC anti-alias filter at each MUX input. The reference bypass capacitor (typically 10 µF X7R) is critical to achieve the rated SNR. The serial interface is daisy-chainable, allowing multiple LTC2372-18 devices to share one SPI bus when more than eight channels are required.
Typical applications include multi-channel industrial data acquisition, programmable logic controller (PLC) analog input modules, medical instrumentation signal chains, and high-accuracy test and measurement front ends. The wide input range options (fully differential, pseudo-differential unipolar, and pseudo-differential bipolar) also make it suitable for direct connection to load-cell bridges, thermocouples with biasing, and current-shunt monitors.
When designing with this part, budget the acquisition time carefully: at 500 ksps the conversion clock must allow 1.7 µs for the ADC core plus the acquisition phase, otherwise throughput drops. Use the BUSY indicator and the internal sequencer to offload channel-management CPU overhead, and verify the reference bypass capacitor is low-ESR to avoid SNR degradation above 100 kHz input frequency.
This page synthesizes distributor pricing, verified drop-in alternatives, application examples, and practical design notes that complement the manufacturer datasheet and the parametric summaries found on DigiKey, Mouser, and Octopart.
見積もり
お問い合わせ