製品 (39,000+)

LTC2862AIS8-2 - ±60V RS485/RS422 Transceiver | Analog Devices
LTC2862AIS8-2

LTC2862AIS8-2 - ±60V RS485/RS422 Transceiver | Analog Devices

The Analog Devices LTC2862AIS8-2 is a low-power, half-duplex RS485/RS422 transceiver with ±60V fault protection, operating on 3V to 5.5V supplies and housed in an 8-pin SOIC package. It supports two speed grades selectable via part variant: 20Mbps (the -2 suffix denotes a high-speed version) or 250kbps, with 1/1 driver/receiver count. The interface pins withstand ±60V overvoltage faults during all modes of operation including power-down. An RS485/RS422 transceiver is a physical-layer device that converts between a single-ended UART/CMOS logic signal on the microcontroller side and a robust differential signal on the bus side, enabling reliable serial communication over twisted-pair cables at distances up to 1200 meters. RS485 is the de-facto standard for industrial multipoint buses (Modbus RTU, Profibus, DMX512) while RS422 is used for point-to-point high-speed links; the LTC2862 family supports both. Half-duplex means one differential pair is shared between transmit and receive, with direction controlled by a logic pin. Key features include ±60V fault tolerance on the bus pins, IEC 61000-4-2 Level 4 ESD protection (typically 8 kV contact, 15 kV air per the manufacturer's IEC ESD rating), current-limited drivers, thermal shutdown, and a fully balanced differential receiver threshold for low duty-cycle distortion. The 8-pin SOIC package is pin-compatible with legacy LT1785/LT1791 footprints and the original LTC2862 family, enabling direct board replacement. The LTC2862A uses a CMOS process with switched-capacitor charge pump to generate the ±60V fault-tolerant driver supply. The architecture delivers low quiescent current during idle while still maintaining high drive strength during bus arbitration, and the receiver exhibits 250 mV typical hysteresis with a 50 mV worst-case offset to meet TIA/EIA-485-A. Typical applications include industrial fieldbus networks (Modbus, Profibus), solar inverter monitoring, building automation (BACnet), motor control encoder links, and any 3V-5V MCU interface that must survive miswiring, ESD strikes, or transient overvoltage events on long cable runs. The wide 3V-5.5V supply range also supports battery-powered remote sensor nodes. When designing with this device, place 100 nF decoupling close to VCC and use twisted-pair cable with proper termination (120 Ω) at the bus ends. The -2 suffix denotes 20 Mbps high-speed grade; the -1 variant is 250 kbps low-EMI grade - select based on your data rate and EMI budget.

見積もり お問い合わせ
LTC2863IS8-1 - ±60V Fault-Protected RS485/RS422 Transceiver | ADI
LTC2863IS8-1

LTC2863IS8-1 - ±60V Fault-Protected RS485/RS422 Transceiver | ADI

The Analog Devices LTC2863IS8-1#PBF is a ±60V fault-protected, 3V to 5.5V supply, full-duplex RS485/RS422 transceiver housed in an 8-pin SOIC (IS8) package. Per the manufacturer datasheet, it integrates one driver and one receiver (1/1), supports data rates up to 20 Mbps, and tolerates ±60V on the bus pins without damage, a level that exceeds the typical RS485 common-mode range of -7V to +12V by a wide margin. A transceiver is a semiconductor device that bridges two distinct electrical interfaces, in this case translating between low-voltage CMOS logic on the controller side and the differential, bus-terminated signaling required by the RS485/RS422 standard. RS485/RS422 transceivers sit inside the broader interface-IC hierarchy: interface IC > line driver/receiver > differential transceiver > RS485/RS422 transceiver. The LTC2863 family is positioned for harsh industrial bus networks where hot-plug events, wiring faults, and surge exposure are routine. Key features include ±60V fault protection on driver outputs and receiver inputs, ±25V HBM ESD protection on the bus pins, 1/8 unit load (up to 256 nodes per bus), current-limited drivers with thermal shutdown, and a fully balanced differential receiver threshold that minimizes duty-cycle distortion. The -1 suffix denotes the full-duplex (no shared DE/RE control timing constraint) pinout variant in the 8-lead SOIC; the -2 variant differs in enable logic. Per the manufacturer datasheet, MP-grade (-55°C to 125°C) and DFN package options are also available in the LTC2863 family. Architecturally, the device combines a differential line driver with a wide-input-range differential receiver, both protected by on-chip TVS-style clamping structures. The 3V-5.5V VCC range allows direct connection to 3.3V or 5V microcontrollers without level shifters, simplifying BOM and reducing board area. Pin compatibility with the LT1785 and LT1791 families (per Analog Devices product page) means existing designs can be ruggedized against field faults with no layout rework. Typical applications include industrial fieldbus networks (Modbus, Profibus, BACnet), building automation, motor drive feedback links, smart-grid metering, and any long-cable RS485 link exposed to installation transients or mis-wiring. The ±60V tolerance protects against accidental AC mains contact on the bus. When laying out the LTC2863IS8-1, keep the bus traces short and matched, place the bus termination at the end nodes, and provide a solid ground plane; the IC's internal fault protection does not replace good EMC practice. Use a 100nF decoupling capacitor close to VCC and add a 10µF bulk capacitor if the supply is shared with switching regulators.

見積もり お問い合わせ
LTC2870IFE - RS232/RS485 Multiprotocol Transceiver | Analog Devices
LTC2870IFE

LTC2870IFE - RS232/RS485 Multiprotocol Transceiver | Analog Devices

The Analog Devices LTC2870IFE is a pin-configurable multiprotocol transceiver supporting RS232, RS485, and RS422 on shared I/O lines, operating from a single 3V to 5.5V supply in a 28-pin TSSOP-EP package. The device integrates switchable termination resistors, configurable as two single-ended RS232 transceivers or one differential RS485/RS422 transceiver, with 2/2 (driver/receiver) channel count. A multiprotocol transceiver is a mixed-standard interface IC that allows a single port to communicate over multiple physical-layer protocols (RS232 point-to-point, RS485/RS422 multi-drop differential). The LTC2870 belongs to the transceiver -> line driver/receiver -> interface IC -> integrated circuit hierarchy. This protocol flexibility reduces BOM count when a system must support both legacy RS232 equipment and modern differential RS485 industrial fieldbuses without two separate transceivers. Key features include ±15 kV ESD protection on the transceiver I/O pins (HBM), integrated switchable RS485 120 ohm termination, full-duplex and half-duplex RS485 modes, slew-rate-limited RS485 driver for low EMI, and a wide common-mode range exceeding the RS485 requirement. The exposed pad (TSSOP-EP) package improves thermal dissipation for high-load industrial environments. Logic inputs are 5V tolerant when operating from 3.3V supply, simplifying level shifting with MCUs and FPGAs. Technically, the LTC2870 uses charge-pump technology for RS232 ±5V drivers while running from a single low-voltage rail, and a precision differential line driver for RS485/RS422. Internal logic configures the protocol by setting mode pins; the shared bus pins are reorganized between single-ended and differential operation without external switching. The receiver features 25 mV typical hysteresis for noise immunity on long RS485 cables. Typical applications include industrial programmable logic controllers (PLCs) with mixed RS232/RS485 ports, point-of-sale (POS) terminals, building automation gateways, multi-protocol instrumentation, and HVAC controllers. The integrated termination eliminates external resistor networks and improves field reliability. When designing with this part, place 0.1uF decoupling capacitors close to VCC pins and connect the exposed pad to a low-impedance ground plane for thermal and EMI performance. Verify mode-pin logic levels match the selected protocol during firmware development to avoid bus contention.

見積もり お問い合わせ
LTC2870IFE#PBF - RS232/RS485 Multiprotocol Transceiver | Analog Devices
LTC2870IFE#PBF

LTC2870IFE#PBF - RS232/RS485 Multiprotocol Transceiver | Analog Devices

Analog Devices LTC2870IFE#PBF is a robust pin-configurable multiprotocol transceiver supporting RS232, RS485, and RS422 protocols from a single 3V to 5.5V supply, housed in a 28-pin TSSOP-EP (FE) package. The LTC2870 integrates one RS485 differential transceiver and two RS232 single-ended transceivers on shared I/O lines, with automatic integrated termination resistor selection. According to the Analog Devices LTC2870/LTC2871 datasheet, the device supports data rates up to 20 Mbps for RS485 and 500 kbps for RS232, with ±25 kV ESD (HBM) protection on the bus pins. An RS232/RS485 multiprotocol transceiver is an interface IC that bridges a UART, microcontroller, or processor to a physical serial bus. The RS232 standard uses single-ended signaling (logic-high and logic-low on separate lines with ±5V to ±15V swings) and is common in point-to-point links to legacy PCs and industrial controllers. The RS485 standard uses differential signaling (A-B differential voltage) and enables multipoint half-duplex or full-duplex networks up to 1200 m with up to 32 unit loads. Multiprotocol transceivers combine both physical layers on shared pins so a single PCB footprint can serve multiple end-equipment variants, reducing BOM and qualification cost. Key features of the LTC2870 include shared I/O lines between RS232 and RS485 modes, automatic or logic-controlled 120 ohm RS485 termination, ±25 kV ESD HBM on the bus I/O pins, hot-swap glitch protection, and a low-current shutdown mode. The integrated loopback mode allows self-test of the RS232 path without external cabling. The single 3V to 5.5V supply eliminates the negative charge pump traditionally required for RS232, simplifying power tree design. Typical applications include industrial multipoint fieldbus nodes, point-of-sale terminals, RS232-to-RS485 protocol converters, and any system that must communicate to both legacy RS232 equipment and modern RS485 networks. The TSSOP-EP package provides low thermal resistance for reliable operation at the extended industrial temperature range. When designing with the LTC2870, the shared I/O pins require careful PCB routing to avoid coupling between RS232 single-ended and RS485 differential traces; the exposed pad must be soldered to a thermal copper pour for specified thermal performance.

見積もり お問い合わせ
LTC2875HS8#PBF - 60V Fault-Protected CAN Transceiver | ADI
LTC2875HS8#PBF

LTC2875HS8#PBF - 60V Fault-Protected CAN Transceiver | ADI

The Analog Devices LTC2875HS8#PBF is a robust, high-speed, low-power CAN (Controller Area Network) transceiver that operates from a 3.3V or 5V supply and features ±60V overvoltage fault protection on the bus pins during all modes of operation, including power-down. The device supports data rates up to 4 Mbps (CAN FD capable) and is housed in an 8-pin SOIC (HS8) package. Per the Analog Devices LTC2875 datasheet, the part is intended for 3.3V or 5V CAN networks requiring tolerance to large common-mode transients such as load-dump events in 12V/24V automotive or industrial systems. What is a CAN transceiver? A CAN transceiver is an interface IC that sits between a CAN protocol controller (typically a microcontroller) and the physical differential two-wire CAN bus (CANH/CANL). It converts the controller's CMOS/TTL TX/RX logic into the differential dominant/recessive signaling required by ISO 11898-2/ISO 11898-5, providing ESD and overvoltage robustness, common-mode rejection, and the bus-level protection that the controller itself cannot supply. The LTC2875 belongs to the interface IC -> transceiver IC -> CAN bus transceiver category inside the broader CAN bus driver / CAN FD transceiver family. Key features include ±60V bus fault protection, ±25kV ESD (HBM) on the CANH/CANL pins, ISO 11898-2 and ISO 11898-5 conformance, low current shutdown mode, SPLIT pin for recessive stabilization, and a wide supply range of 3V to 5.5V. The driver output stage is internally slew-rate limited and guarantees VSYM (driver symmetry) so the part can be used in CAN FD frames up to 4 Mbps. The LTC2875 combines an NPN/PNP bipolar bus driver with a precision differential receiver and a charge-pump-assisted protection rail that clamps bus voltages above and below the supply rails. The integrated ±60V fault path is active even in shutdown and power-off states, an important differentiator versus conventional CAN transceivers that lose protection when VCC collapses. Typical applications include automotive body and chassis ECUs, industrial CAN nodes with long cabling exposed to 24V/48V supply transients, building automation and HVAC CAN networks, and any 3.3V or 5V MCU-based system that must survive miswiring or load-dump events on the bus. When designing with this part, place 100nF supply decoupling as close as possible to VCC and add TVS diodes (or use the part's integrated ±60V clamp) to guarantee fault survival. The SPLIT pin typically requires a 10kΩ/1nF RC network to ground for proper recessive-bias stabilization per the datasheet typical application circuit. This page synthesizes distributor pricing, drop-in 8-SO alternatives, and practical fault-protection design notes that are not collected in any single manufacturer datasheet, helping engineers select, source, and lay out the LTC2875HS8#PBF with confidence.

見積もり お問い合わせ
LTC6078IDD - Dual CMOS R2R Op Amp, 25µV Vos | Analog Devices
LTC6078IDD

LTC6078IDD - Dual CMOS R2R Op Amp, 25µV Vos | Analog Devices

The Analog Devices LTC6078IDD is a dual-channel, micropower precision CMOS operational amplifier that delivers rail-to-rail input and output swing in a 10-lead DFN (3 mm × 3 mm) package. It combines a trimmed 25 µV maximum input offset voltage, a 0.7 µV/°C maximum offset drift, and a 750 kHz gain-bandwidth product while consuming only 0.55 mA of quiescent supply current per amplifier. The CMOS input stage draws less than 50 pA of bias current, making the part suitable for high-impedance sensor front-ends. Background: an operational amplifier (op amp) is a DC-coupled, high-gain electronic voltage amplifier with differential inputs and, typically, a single-ended output. Rail-to-rail (R2R) op amps are a specialized class whose input common-mode range and output voltage swing can approach both supply rails, allowing designers to maximize dynamic range in low-voltage single-supply systems. Within the analog signal chain hierarchy, the LTC6078IDD sits between sensors/transducers and ADC input buffers, conditioning millivolt-level signals before digitization. The LTC6078IDD features a slew rate of 0.05 V/µs, 113 dB open-loop gain (typical), 13 nV/√Hz input voltage noise density at 1 kHz, and 1.5 mA output drive capability. It operates from a single 2.5 V to ±5 V supply (4 V to 18 V total) and is fully specified over the -40 °C to +85 °C industrial temperature range. The DFN-10 (DD) package exposes a thermal pad that lowers junction-to-ambient thermal resistance. The architecture combines a precision input chopper-stabilized front-end with a class AB output stage, eliminating the crossover distortion common to R2R designs. This dual-stage topology gives the part its rare combination of sub-25 µV offset, sub-50 pA bias current, and rail-to-rail swing - parameters that historically required trade-offs. Typical applications include battery-powered instrumentation, precision sensor signal conditioning (thermocouples, strain gauges, pH probes), medical instrumentation, A/D converter input buffers, and handheld test equipment. The low 0.55 mA/amp supply current also makes it useful for solar-powered remote sensor nodes. When designing with the LTC6078IDD, the exposed pad (pin 11) must be soldered to the PCB ground plane for thermal dissipation and rated input common-mode performance. Designers should keep input traces short and guarded when amplifying microvolt-level signals. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found in the manufacturer datasheet alone.

見積もり お問い合わせ
LTC6226HS6#TRMPBF - 420MHz, 1nV/√Hz Low-Noise Op Amp | ADI
LTC6226HS6#TRMPBF

LTC6226HS6#TRMPBF - 420MHz, 1nV/√Hz Low-Noise Op Amp | ADI

The Analog Devices LTC6226HS6#TRMPBF is a very fast, low-noise, rail-to-rail output, unity-gain-stable single operational amplifier housed in a 6-pin TSOT-23 (S6) package. It delivers a gain-bandwidth product of 420 MHz, a slew rate of 180 V/μs, and an ultra-low input-referred voltage noise of 1 nV/√Hz, with distortion below -90 dBc for 4 V_P_P signals at 1 MHz. The HS6 suffix indicates the -40°C to +125°C automotive/extended-industrial operating temperature grade, while the #TRMPBF suffix denotes a 500-unit mini-reel Pb-free tape-and-reel package. A rail-to-rail output operational amplifier (RRIO op amp) is an analog IC whose output voltage can swing within millivolts of both supply rails, maximizing dynamic range in low-voltage single-supply systems. Op amps belong to the broader hierarchy of linear integrated circuits → amplifiers → operational amplifiers → high-speed amplifiers → low-noise precision amplifiers, and they sit inside the power management and signal-chain families of any mixed-signal system. This category matters because every sensor, ADC, DAC, and reference buffer ultimately depends on a clean, fast op amp to translate real-world signals into usable voltages. Key differentiators of the LTC6226HS6 include its 1 nV/√Hz input noise density (among the lowest for GBW > 400 MHz devices), 180 V/μs slew rate that enables 1 MHz large-signal operation, and -90 dBc SFDR at 1 MHz for 4 V_P_P outputs, making it a benchmark for high-dynamic-range signal chains. The combination of unity-gain stability, rail-to-rail output swing, and 420 MHz GBW in a TSOT-23-6 footprint is unusual: most competing parts sacrifice either bandwidth, noise, or output swing. Typical applications include 16-bit and 18-bit ADC input buffers, transimpedance amplifiers (TIAs) for photodiodes and ultrasound, high-speed line drivers, active filters, and precision instrumentation front-ends where low noise and high linearity coexist. The 5.5 mA quiescent supply current is acceptable for these performance levels. The TSOT-23-6 footprint allows the LTC6226 to drop directly onto boards originally laid out for the LTC6252 family. When designing with this part, ensure the load is referenced to ground within the output swing range and place a 0.1 μF X7R decoupling capacitor within 5 mm of the supply pin to preserve PSRR. The shutdown pin (SHDN) lets you reduce quiescent current to microamp levels during standby, which is valuable in battery-powered test equipment. This page synthesizes distributor pricing from DigiKey and Mouser, cross-reference alternatives verified against the Analog Devices LTC6226/6227 datasheet, and engineering design notes that complement the manufacturer application information.

見積もり お問い合わせ
LTC6226IDC - 420MHz GBW Low Noise RRIO Op Amp | ADI
LTC6226IDC

LTC6226IDC - 420MHz GBW Low Noise RRIO Op Amp | ADI

The Analog Devices LTC6226IDC is a very fast, low-noise, rail-to-rail output, unity-gain stable single operational amplifier with a gain-bandwidth product of 420MHz and a slew rate of 180V/us, packaged in a 6-lead DFN (2mm x 2mm) with exposed pad. The input-referred voltage noise is just 1nV/sqrt(Hz) and harmonic distortion is below -90dBc for 4Vp-p signals at 1MHz. What is an op amp? An operational amplifier is a high-gain DC-coupled analog building block used in signal conditioning, filtering, and feedback loops. Rail-to-rail output (RRIO) op amps extend the output swing to within millivolts of either supply rail, maximizing dynamic range on low-voltage supplies. The LTC6226 belongs to the precision/high-speed amplifier sub-family, which sits between general-purpose op amps and fully-dedicated high-speed current-feedback amplifiers in the analog IC hierarchy. Key features of the LTC6226IDC include 420MHz gain-bandwidth product, 180V/us slew rate, 1nV/sqrt(Hz) input voltage noise density, less than -90dBc THD at 1MHz/4Vp-p, rail-to-rail output swing, and unity-gain stability. The part runs from a 2.8V to 11.75V total supply (or +/-1.4V to +/-5.875V dual) and draws approximately 5.5mA of quiescent current. The exposed-pad DFN-6 package keeps the thermal resistance low for continuous high-output-current operation. The internal architecture uses a complementary bipolar input stage followed by a rail-to-rail class-AB output stage. The very low input noise density makes the LTC6226IDC well suited for photodiode transimpedance amplifiers and ultrasound front-ends where the signal-to-noise ratio is dominated by the front-end amplifier's own voltage noise rather than its current noise. Typical applications for the LTC6226IDC include 16-bit to 20-bit ADC drivers, photodiode transimpedance amplifiers, ultrasound preamplifiers, active filters, video line drivers, and low-noise instrumentation front-ends. The combination of low noise, high GBW, and rail-to-rail output makes it a strong fit for single-supply industrial data-acquisition systems. When designing with this op amp, decouple the supply pins with a 0.1uF X7R ceramic capacitor placed as close as possible to the V+ and V- pins, plus a bulk 10uF tantalum or ceramic capacitor. The exposed pad must be soldered to a copper pour to keep junction temperature within datasheet limits at high output swing and high load current. This page consolidates distributor pricing, drop-in alternatives, and practical design notes that are not always easy to find in the manufacturer datasheet.

見積もり お問い合わせ
LTC6226IS6#TRMPBF - 420MHz Low-Noise Rail-to-Rail Op-Amp | ADI
LTC6226IS6#TRMPBF

LTC6226IS6#TRMPBF - 420MHz Low-Noise Rail-to-Rail Op-Amp | ADI

The Analog Devices LTC6226IS6#TRMPBF is a very fast, low-noise, rail-to-rail output, unity-gain stable single operational amplifier housed in a 6-pin TSOT-23 (S6) package. It delivers a gain-bandwidth product of 420 MHz, a slew rate of 180 V/us, and an input-referred voltage noise of 1 nV/root-Hz, achieving distortion below -90 dBc for 4 Vp-p signals at 1 MHz. The device is specified for single or dual supply operation from 2.5 V to 11.75 V (or +/-1.25 V to +/-5.875 V). An operational amplifier (op-amp) is a high-gain DC-coupled analog building block used to amplify, buffer, filter, or condition voltage signals. Within the broader signal chain hierarchy, the LTC6226 belongs to the high-speed, low-noise precision amplifier category: op-amp -> high-speed amplifier -> precision amplifier -> analog IC -> integrated circuit -> semiconductor. Rail-to-rail output extends usable dynamic range to within millivolts of either supply rail, maximizing SNR in low-voltage systems. Key features include 1 nV/root-Hz input voltage noise density (industry-leading for a 420 MHz GBW device), 180 V/us slew rate for fast large-signal settling, 100 us startup time, and 1 mA typical supply current per amplifier. The TSOT-23-6 footprint enables dense PCB layouts while preserving the bandwidth needed for video, RF IF, and high-speed data-acquisition front ends. CMOS input bias current minimizes source-loading errors versus traditional bipolar parts. The architecture combines a low-noise input stage with a rail-to-rail output stage and internal compensation for unity-gain stability without external components. The wide supply range simplifies integration into 3.3 V, 5 V, +/-5 V, and +/-10 V analog rails, and the 180 V/us slew rate preserves signal integrity on fast pulses such as transimpedance photodiode amplifiers driving SAR ADCs at full Nyquist. Typical applications include high-speed photodiode transimpedance amplifiers, ADC drivers for 16- to 20-bit precision converters, active filters, video line drivers, RF/IF signal conditioning, and high-impedance sensor front ends. The 1 nV/root-Hz noise floor makes the LTC6226 especially suited where downstream SNR cannot tolerate amplifier-induced hiss. When designing with this part, observe the absolute-maximum supply of 12 V and ensure input common-mode range covers the full rail-to-rail output swing. Decouple supplies with a 0.1 uF X7R ceramic placed within 2 mm of the V+ and V- pins to preserve phase margin. The TSOT-23 thermal pad is pin 4 (GND); route a continuous ground pour beneath the part for best RF behavior. This page synthesizes distributor pricing, drop-in same-package alternatives, parametric comparisons, and practical design notes not found in the standalone manufacturer datasheet, helping engineers select the right high-speed amplifier variant.

見積もり お問い合わせ
LTC6247IKC - Dual 180MHz RRIO Op Amp | Analog Devices
LTC6247IKC

LTC6247IKC - Dual 180MHz RRIO Op Amp | Analog Devices

The Analog Devices LTC6247IKC is a dual-channel, 180 MHz gain-bandwidth, unity-gain stable operational amplifier with rail-to-rail input and output swings, packaged in an 8-pin UTDFN (2x2 mm) with an exposed pad. The part consumes only 1 mA of supply current per amplifier while delivering a 90 V/us slew rate and a low 4.2 nV/rt-Hz input-referred voltage noise density. An operational amplifier (op amp) is a high-gain DC-coupled analog building block that uses negative feedback to amplify, buffer, filter, or condition analog signals. The LTC6247 family sits in the broader taxonomy: op amp -> amplifier IC -> analog signal chain -> semiconductor. Rail-to-rail input/output (RRIO) op amps extend the usable input common-mode and output swing range to within millivolts of both supply rails, which is critical in low-supvoltage single-supply designs (2.5 V, 3.3 V, 5 V) where every millivolt of headroom matters. Key differentiating features of the LTC6247 include 180 MHz GBW, 90 V/us slew rate, 4.2 nV/rt-Hz input noise, unity-gain stability, 1 mA quiescent current per amplifier, and a shutdown-pin option (MS10/DFN) that drops the amplifier into a 42 uA standby state. The 8-pin UTDFN exposed pad provides a low theta-JA path for the 1 mA quiescent plus dynamic load dissipation. Architecturally, the LTC6247 uses a complementary N-channel/P-channel input stage that supports true rail-to-rail common-mode sensing, followed by a class-AB output stage optimized for RRIO swing. The wide GBW at low quiescent current is the result of ADI's process tuning that maximizes ft/Iq efficiency. Combined with low input bias current and rail-to-rail operation, the part suits photodiode transimpedance, active filtering, and ADC driver roles. Typical applications include active filters, photodiode transimpedance amplifiers, ADC drivers for SAR and delta-sigma converters, portable instrumentation front ends, and reference buffers. The shutdown pin enables low-power duty cycling in battery-powered systems. When designing with the LTC6247IKC, pay attention to the exposed thermal pad: it must be soldered to the PCB ground plane to achieve rated thermal performance and to provide the lowest-impedance return for high-frequency load currents. Decouple each supply pin with a 0.1 uF ceramic placed within 3 mm of the pin. This page synthesizes distributor pricing, drop-in UTDFN-8 alternatives, and practical layout notes not aggregated on the manufacturer product page.

見積もり お問い合わせ
LTC6363HMS8-2#PBF - Precision Low Power Diff Amp | Analog Devices
LTC6363HMS8-2#PBF

LTC6363HMS8-2#PBF - Precision Low Power Diff Amp | Analog Devices

The LTC6363HMS8-2#PBF is a precision, low power, fully differential amplifier with rail-to-rail outputs, optimized to drive SAR ADCs. It is part of the LTC6363 family from Analog Devices, which includes standalone and fixed-gain versions. This specific variant, the LTC6363-2, features internal matched resistors to provide a fixed gain of 2V/V, eliminating the need for external resistor networks and ensuring accurate, ultrastable gain with excellent CMRR. The device operates from a single 2.8V to 11V supply or dual ±1.4V to ±5.5V supplies, and offers a 35 MHz -3dB bandwidth and a 500 MHz gain bandwidth product. With a high slew rate of 75V/µs and a low input bias current of 100 nA, it is well-suited for high-speed, high-resolution data acquisition systems. A fully differential amplifier (FDA) is a type of operational amplifier that has differential inputs and differential outputs, providing a balanced signal path that rejects common-mode noise and doubles the output voltage swing compared to single-ended amplifiers. FDAs are essential in modern signal chains, particularly for driving high-performance analog-to-digital converters (ADCs), where they convert single-ended signals to differential, provide gain, and buffer the ADC input. The LTC6363 family sits within the hierarchy of differential amplifiers, which are a subset of operational amplifiers, which in turn are part of the broader category of linear integrated circuits. This hierarchy is fundamental to understanding the role of the LTC6363 in precision signal conditioning. Key features of the LTC6363HMS8-2#PBF include its fixed gain of 2V/V with precision laser-trimmed on-chip resistors, which provide a DC CMRR of 100dB, equivalent to using 0.0005% tolerance resistors. The device also features a shutdown pin for power saving, rail-to-rail outputs, and a low power consumption of typically 1.1mA. The input offset voltage is typically 50µV, and the input bias current is 100nA. The amplifier is specified over the -40°C to 125°C temperature range (H-grade) and is available in an 8-pin MSOP package. Technically, the LTC6363-2 uses a precision architecture that includes internal matched resistors, ensuring accurate gain without external components. This design reduces board space and component count, while improving reliability and performance. The device's high slew rate and bandwidth make it suitable for driving SAR ADCs with sampling rates up to 500kSPS or more, depending on the ADC. The rail-to-rail output stage allows the amplifier to swing close to the supply rails, maximizing the dynamic range of the ADC. Typical applications include driving SAR ADCs in industrial process control, medical instrumentation, and data acquisition systems. The LTC6363-2 is also used in communication systems, such as base stations and software-defined radios, where it conditions signals before digitization. Its low power and precision make it ideal for battery-powered portable instruments. When designing with the LTC6363HMS8-2#PBF, ensure proper power supply decoupling with 0.1µF and 10µF capacitors close to the V+ and V- pins. The VOCM pin sets the output common-mode voltage, which should be matched to the ADC's reference voltage for optimal performance. The shutdown pin can be used to reduce power consumption when the amplifier is not in use.

見積もり お問い合わせ
LTC6406IMS8E - 3 GHz Differential Amplifier | Analog Devices
LTC6406IMS8E

LTC6406IMS8E - 3 GHz Differential Amplifier | Analog Devices

The Analog Devices LTC6406IMS8E is a 3 GHz, low-noise, fully differential amplifier/driver optimized for 3 V single-supply operation, with rail-to-rail differential inputs and an adjustable output common-mode voltage through the VOCM pin. The verified source identifies an 8-lead MSOP package and describes the device as an ADC-driver/data-acquisition amplifier. Its differential architecture supports low-noise signal conditioning where preserving common-mode control and differential balance is important. A fully differential amplifier is an active signal-conditioning circuit that amplifies the difference between two input voltages while providing differential outputs. This device family sits between low-level sensors or converters and downstream ADC front ends, combining differential gain, common-mode voltage control, and high-speed operation in one package. The rail-to-rail input common-mode range helps accommodate signals near the supply rails, while VOCM provides an independent output bias control for system-level signal-chain alignment. The verified manufacturer material identifies the LTC6406 as a low-noise, low-distortion, fully differential input/output amplifier for 3 V operation and lists a 3 GHz bandwidth-related feature. Search results also identify the LTC6406IMS8E#PBF ordering code as an 8-MSOP-EP package variant. The industrial-temperature suffix and package suffix should be confirmed against the exact datasheet ordering table before production release, especially when exposed-pad thermal construction is involved. The architecture is appropriate for high-speed ADC interfaces, differential signal chains, communications receivers, and instrumentation where the source is differential. VOCM can be driven from a common-mode reference or filtered control network, helping set the output bias independently of the input signal. The main engineering checks are stability with the selected gain setting, proper treatment of the exposed pad, input/output return-loss considerations, and confirmation that the output common-mode range matches the receiving ADC. Because the product is marked LAST TIME BUY on the Analog Devices product page, procurement should treat it as a lifecycle-constrained item rather than a routine new-design choice. Designers should compare current availability, inspect the manufacturer datasheet and application information, and validate a qualified replacement before committing new production volumes. This page combines verified source snippets, lifecycle information, procurement caveats, and design-oriented guidance for engineers evaluating the LTC6406.

見積もり お問い合わせ
LTC6702HDC#PBF - Tiny Micropower Dual Comparator | Analog Devices
LTC6702HDC#PBF

LTC6702HDC#PBF - Tiny Micropower Dual Comparator | Analog Devices

The Analog Devices LTC6702HDC#PBF is a tiny micropower, low-voltage dual comparator supplied in an 8-lead DFN (2x2 mm) package with exposed pad, delivering rail-to-rail CMOS/TTL push-pull outputs. The two comparators operate from a single 1.7 V to 5.5 V supply, draw only microamps of quiescent current, and feature a typical propagation delay of 500 ns over the full temperature range. A comparator is an analog building block that compares two input voltages and switches its output to logic high or low depending on which input is larger. Dual comparators integrate two independent comparators on a single die, which lowers board area, BOM cost, and channel-to-channel delay mismatch in window detectors, threshold sensors, and clock-recovery circuits. Within the broader signal-chain hierarchy, the LTC6702HDC#PBF sits inside the amplifier/comparator product family, which itself belongs to the data-conversion and analog-frontend tier of a power-management and signal-conditioning system. Key features include an input offset voltage of 3.5 mV maximum at 3 V supply, rail-to-rail input common-mode range that extends beyond both supply rails, push-pull CMOS/TTL-compatible outputs that eliminate the need for an external pull-up resistor, and a low quiescent current optimized for battery-powered applications. Internal hysteresis is provided to prevent output chatter in noisy environments, and the inputs tolerate transients beyond the supply rails without latch-up. The device uses a CMOS process with a precision input stage and a fast decision stage, achieving 500 ns typical response time while keeping total supply current in the microamp range. This combination of speed and low power is unusual and stems from Analog Devices' bias-current scaling technique that adjusts the input-stage current in proportion to the input transition rate, conserving power during static DC conditions. Typical applications include battery-powered window comparators, threshold detectors and discriminators, clock regeneration in low-power oscillators, automotive sensing and control modules, and general-purpose signal conditioning where two comparators are needed on the same supply rail. Designers often use the LTC6702HDC#PBF in Li-ion powered products where its 1.7 V minimum supply allows operation directly from a single discharged battery cell. When laying out the PCB, connect the exposed pad to a low-impedance ground plane to minimize thermal resistance and provide a stable reference for the input stage. Place supply bypass capacitors as close as possible to the V+ pin to avoid supply ringing during fast output transitions. This page synthesizes distributor pricing, drop-in same-package alternatives, and practical design notes that are not provided together on the official manufacturer datasheet. Engineers can use the comparison table and FAQ below to evaluate second-source options and to plan decoupling, layout, and battery-life trade-offs in one place.

見積もり お問い合わせ
LTC6702HDC#TRMPBF - Tiny Dual Comparator, 5.5V | Analog Devices
LTC6702HDC#TRMPBF

LTC6702HDC#TRMPBF - Tiny Dual Comparator, 5.5V | Analog Devices

The Analog Devices LTC6702HDC#TRMPBF is a tiny micropower, low-voltage dual comparator designed to maximize battery life while providing both speed and low-voltage operation in space-constrained applications. The device delivers rail-to-rail CMOS/TTL push-pull outputs, operates from a 1.7V to 5.5V single supply, and is housed in an 8-pin DFN (2 mm x 2 mm) exposed-pad package. According to the Analog Devices datasheet (document 6702fa), the part is built on a small-footprint platform intended for handheld and battery-powered products. A comparator is an analog building block that compares two input voltages and produces a digital output indicating which input is larger. The LTC6702HDC integrates two independent comparators with internal hysteresis, rail-to-rail input common-mode range, and complementary push-pull output stages capable of driving CMOS or TTL logic loads directly without external pull-up resistors. The part sits within the broader power-management hierarchy: voltage monitor -> comparator -> analog building block -> mixed-signal IC -> semiconductor. Key features of the LTC6702HDC include a 500 ns typical propagation delay, 32 uA typical quiescent current per comparator (microampere-class power consumption), 65 dB common-mode rejection, and an operating temperature range of -40 C to +125 C. The dual-comparator topology allows window comparators, dual-threshold battery monitors, and zero-crossing detectors in a single chip. The push-pull output eliminates the static current draw of open-drain comparators through external pull-ups, an important consideration for battery life. Architecturally, the LTC6702 uses a low-power CMOS input stage with a fast decision latch and CMOS/TTL-compatible output drivers, achieving a balance between quiescent current and edge speed that simpler micropower comparators cannot match. The exposed die-pad package provides a low thermal-resistance path, important when both comparators switch simultaneously at high toggling rates. Designers benefit from the lack of requirement for a separate reference rail. Typical applications include low-battery detection in single-cell Li-ion and 2x/3x AA-powered portable electronics, window comparators for power-good monitoring in 1.8V/3.3V rails, level translation between analog signals and 1.8V GPIO domains, multichannel sensor threshold detection in IoT endpoints, and zero-crossing detectors in audio or motor control. The 8-pin DFN package fits beneath QFNs and 8-pin MSOP footprints on most boards. Designers should note that the LTC6702HDC's H grade suffix denotes the -40 C to +125 C automotive/industrial temperature range; pin-compatible C-grade (0 C to +70 C) and I-grade (-40 C to +85 C) variants are available in the same DFN-8 footprint. Decoupling of the supply pin with a 0.1 uF ceramic capacitor placed within 2 mm of the V+ pin is recommended for stable comparator operation. This page synthesizes Analog Devices datasheet parameters, distributor availability, and drop-in alternatives within the LTC6702 family not always presented together on single-source distributor pages.

見積もり お問い合わせ
LTC6752HSC6-4 - 280MHz, 2.9ns Comparator, SC-70-6 | Analog Devices
LTC6752HSC6-4

LTC6752HSC6-4 - 280MHz, 2.9ns Comparator, SC-70-6 | Analog Devices

The Analog Devices LTC6752HSC6-4 is a single high-speed comparator from the LTC6752 family capable of toggle rates up to 280 MHz and featuring a 2.9 ns propagation delay with 1.2 ns rise/fall times. Housed in a 6-pin SC-70 (SOT-23-6 equivalent footprint) package with a separate input and output supply, this CMOS-output comparator offers rail-to-rail inputs and supports single-supply operation. The HS suffix indicates the high-speed tier with separate VIN and VOUT rails, and the -4 designator selects the SC-70-6 package option. A comparator is an analog building block that compares two input voltages and produces a digital logic output indicating which input is larger. Comparators are foundational to high-speed signal chains: they convert analog waveforms (sine, triangular, photodiode current pulses) into clean logic-level transitions that downstream counters, ADCs, or FPGAs can time-stamp. Within the broader power management and signal chain taxonomy, a high-speed comparator like the LTC6752 sits between analog sensors and digital decision logic, and its speed directly determines the timing accuracy of any system that uses it for threshold detection. Key specifications include 280 MHz toggle rate, 2.9 ns propagation delay (typical), 1.2 ns rise/fall times, rail-to-rail input common-mode range, CMOS output stage, separate VIN/VOUT supplies, and operating temperature range of -40 C to +125 C. According to the manufacturer datasheet, the part is recommended for new designs and operates from a 2.45 V to 5.25 V input supply. The CMOS output stage delivers clean logic levels and avoids the high input bias current of older bipolar comparators. The LTC6752 family includes 5 members differentiated by options such as separate input and output supplies, shutdown pin, output latch, adjustable hysteresis, and complementary outputs. The -4 package suffix selects the SC-70-6 footprint, the smallest in the family. The architecture focuses on low dispersion and stable propagation delay across input overdrive, making it well suited for time-critical applications. Typical applications include high-speed instrumentation, time-of-flight sensing, threshold detection in pulse circuits, clock and data recovery, motor control feedback, and clock buffer replacement in digital systems. The wide input range and CMOS output make it particularly valuable when an analog signal must be detected against a moving threshold. When designing with this device, place the decoupling capacitor as close to the supply pin as possible, keep input traces short to minimize parasitic capacitance, and account for the 2.9 ns propagation delay when calculating system timing margins. Latch and hysteresis options (where present in the family) improve noise immunity but trade off against maximum toggle rate. This page synthesizes distributor pricing, drop-in alternatives across the LTC6752 family, and practical high-speed layout guidance not found in the manufacturer datasheet alone.

見積もり お問い合わせ
LTC6754HUD - 1.8ns R2R LVDS Comparator | Analog Devices | QFN-12
LTC6754HUD

LTC6754HUD - 1.8ns R2R LVDS Comparator | Analog Devices | QFN-12

The Analog Devices LTC6754HUD#PBF is a high-speed rail-to-rail input comparator with LVDS-compatible outputs, housed in a 12-pin QFN (3x3) package with exposed thermal pad. It features 1.8 ns propagation delay, 1 ns of dispersion (10 mV to 125 mV overdrive), and a toggle rate up to 890 Mbps. The supply voltage range is 2.4 V to 5.25 V for both VCCI and VCCO rails, and the device operates across the -40 °C to +125 °C industrial temperature range. A high-speed comparator is an analog building block that compares two input voltages and produces a logic-level output indicating which input is larger, optimized for sub-nanosecond decision latency. Within the signal-chain hierarchy, comparators sit between operational amplifiers (continuous-time gain) and logic gates (sampled decision), and feed directly into high-speed ADCs, clock-data recovery blocks, and threshold-detection circuits. The LTC6754 belongs to the LVDS-output comparator family, which trades CMOS/TTL swing for low-noise differential signaling to minimize EMI and ground bounce in dense, multi-gigabit designs. Key features that distinguish the LTC6754 include its true rail-to-rail input stage that maintains linearity across the entire common-mode range, an integrated LVDS driver that produces a 350 mV differential swing into a 100 Ω termination, and a separate shutdown pin for power savings in duty-cycled applications. The exposed-pad QFN-12 (3x3 mm) package yields a thermal resistance of approximately 38 °C/W, sufficient for the modest power dissipation typical of a single-supply LVDS comparator (roughly 23 mA quiescent current). Architecturally, the LTC6754 uses a regenerative latch stage following a rail-to-rail input pre-amplifier, allowing both high-speed transitions and low-input-bias currents. The LVDS output stage complies with the ANSI/TIA/EIA-644-A standard, which enables direct connection to FPGAs and ASICs with built-in LVDS receivers without external level translation. Typical applications include high-speed instrumentation triggers, threshold detection in radar and LIDAR front-ends, clock-and-data recovery loops, satellite communication IF stages, and zero-crossing detectors in motor control. The LVDS output is especially valuable in noisy environments such as factory automation or automotive ECU test systems where single-ended CMOS would couple switching transients into sensitive analog paths. Designers should note that the VCCI and VCCO supplies can be tied to a single rail, but separating them allows the input stage to operate from one domain while the output swings into a different supply. Termination of the LVDS pair with a 100 Ω differential resistor close to the receiver is essential to prevent reflections at toggle rates above 500 Mbps. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes for the LTC6754HUD that complement the manufacturer datasheet with selection guidance and cross-references.

見積もり お問い合わせ
LTC6992IS6-1 - TimerBlox V-Controlled PWM, 3.81Hz-1MHz | ADI
LTC6992IS6-1

LTC6992IS6-1 - TimerBlox V-Controlled PWM, 3.81Hz-1MHz | ADI

The Analog Devices LTC6992IS6-1 is a silicon oscillator IC with analog voltage-controlled pulse width modulation (PWM) capability from the TimerBlox family, housed in a 6-pin TSOT-23 (S6) package. It operates over a wide output frequency range of 3.81 Hz to 1 MHz and accepts a single supply from 2.25 V to 5.5 V. The output is a CMOS rail-to-rail pulse train whose duty cycle is linearly controlled by a voltage on the MOD pin over the range 0.1·VSET to 0.9·VSET, clamped to 5%-95% outside that window. A silicon oscillator (a.k.a. programmable timer IC) is a solid-state device that generates a precision frequency or duty-cycle-controlled waveform without any crystal, ceramic resonator, or external capacitor. Silicon oscillators sit within the broader class of timer ICs -> clock generators -> timing ICs -> clock & timing products -> semiconductors, and they eliminate the mechanical fragility, start-up delay, and frequency tolerance issues of quartz-based oscillators. Key features include: a single resistor RSET programs the master frequency from 3.81 Hz to 1 MHz across four decades; the MOD pin accepts 0 V to 1 V to set duty cycle; ±15% frequency accuracy with no external trim; 1.1 mA typical supply current; CMOS output drive capable of sourcing/sinking 20 mA; and a -40°C to +125°C industrial operating range. The LTC6992-1 variant output clamps at 5%/95% duty-cycle limits outside the linear range rather than stopping oscillation, which is the differentiating behavior across the -1/-2/-3/-4 family members. Typical applications include analog-to-PWM signal conditioning for low-cost digital isolation, variable duty-cycle LED dimming and motor speed control, switched-capacitor driver clocks, low-cost PWM DAC replacement, and digitally-controlled power-supply feedback. Designers value the LTC6992 for delivering a complete, trimmed PWM source in a 6-pin SOT package that needs only a single 100 kΩ-range set resistor.

見積もり お問い合わせ
LTC6993CS6-1 - TimerBlox Monostable Pulse Generator 1µs–33.6s | ADI
LTC6993CS6-1

LTC6993CS6-1 - TimerBlox Monostable Pulse Generator 1µs–33.6s | ADI

The Analog Devices LTC6993CS6-1 is a TimerBlox monostable multivibrator (one-shot pulse generator) housed in a 6-pin TSOT-23 (S6) package, offering a programmable output pulse width from 1 µs to 33.6 seconds. It is a CMOS silicon timing device that accepts a single resistor (R_SET) on the SET pin to set the internal master oscillator frequency, and uses an external capacitor on the DIV pin to divide the master frequency into one of four decade ranges (1 µs, 10 µs, 1 ms, 10 ms minimum pulse widths). It operates from a 2.25 V to 5.5 V single supply. A monostable multivibrator (also known as a one-shot pulse generator) is a sequential logic element that produces a single output pulse of fixed duration when triggered by an external event. Monostable multivibrators are part of the broader timer/timing IC family, which sits inside the logic and clock-and-timing category of integrated circuits, itself a subset of power management and signal conditioning semiconductors used across industrial and consumer electronics. Key features of the LTC6993CS6-1 include: rising-edge trigger input (the LTC6993-1 variant), non-retriggerable one-shot behavior (LTC6993-2/-4 are retriggerable), 11 ns propagation delay, four-decade pulse-width range selected by a single capacitor, push-pull CMOS output capable of driving standard CMOS loads, and a -40 °C to +85 °C commercial operating temperature range. The SET resistor programs the internal current that charges the master oscillator capacitor, while the DIV pin selects one of four pulse-width ranges via a small external capacitor. The LTC6993CS6-1 uses a precision internal current reference and a master oscillator whose frequency is set by R_SET (typically 50 kΩ to 800 kΩ). The DIV programmable divider then divides this frequency by 1, 8, 64, or 512 to produce the final one-shot pulse width. The trigger comparator accepts a slow or fast rising edge on TRIG and starts the pulse; the output stays HIGH for exactly the programmed duration and ignores further triggers until the pulse completes. Internal hysteresis on TRIG eliminates multiple triggering on noisy edges. Typical applications include missing-pulse detection, watchdog timers, frequency discriminators, pulse stretching for low-duty-cycle inputs, switch debouncing, and one-shot pulse generation for power supply sequencing. The wide pulse-width range (1 µs to 33.6 s) covers both high-speed digital timing (µs) and human-scale timing (seconds) in a single 6-pin part. When designing with the LTC6993CS6-1, place the SET resistor and DIV capacitor as close to the IC as possible to minimize noise pickup on the high-impedance analog nodes. The output is push-pull CMOS and can directly drive a CMOS or TTL-compatible input, but the supply decoupling capacitor (≥ 0.1 µF X7R ceramic) must be placed within 5 mm of the V+ pin. Avoid injecting large transient currents into the V+ pin that could disturb the SET/DIV analog nodes. This page synthesizes distributor pricing, drop-in alternative cross-references, and practical design notes not aggregated on a single manufacturer page. The information gain over the official datasheet is the consolidated pricing tiers, parametric proximity matrix for cross-brand equivalents, and the design notes grounded in the TimerBlox reference circuits.

見積もり お問い合わせ
LTC6993CS6-1#TRMPB - 1µs-33.6s Monostable Pulse Gen | ADI | TimerBlox
LTC6993CS6-1#TRMPB

LTC6993CS6-1#TRMPB - 1µs-33.6s Monostable Pulse Gen | ADI | TimerBlox

The Analog Devices LTC6993CS6-1#TRMPB is a TimerBlox monostable multivibrator (one-shot pulse generator) with programmable pulse width of 1 µs to 33.6 seconds, rising-edge trigger, in a 6-pin TSOT-23 (S6) package. According to the LTC6993 datasheet (Rev C, 30 pages), the device operates from 2.25 V to 5.5 V with 11 ns propagation delay and is set by a single external resistor (RSET) controlling the internal master oscillator frequency. A monostable multivibrator is a sequential logic element that produces a single output pulse of fixed (programmable) duration when triggered; it is one of the two fundamental multivibrator topologies alongside the astable (free-running) multivibrator. Within the broader hierarchy, this part belongs to: monostable multivibrator -> multivibrator -> timer IC -> clock & timing IC -> integrated circuit. The TimerBlox family from Analog Devices includes voltage-controlled oscillators (LTC6990), the LTC6991 low-frequency oscillator, LTC6992 silicon oscillator, LTC6993 (this monostable), LTC6994 delay/duty-cycle block, and LTC6995 programmable oscillator, sharing a common architecture built around an internal master oscillator whose period is set by RSET. Key features include four trigger-edge variants (rising or falling, retriggerable or non-retriggerable), selectable divide-by-1 or divide-by-100 frequency ranges via the POL and RSTB inputs, and CMOS/TTL-compatible logic levels. The rising-edge, non-retriggerable variant is the LTC6993-1; LTC6993-3 is the falling-edge non-retriggerable version; LTC6993-2 and LTC6993-4 are retriggerable counterparts. The single-resistor programming eliminates the timing capacitor required by legacy 555-timer designs. Technically, the LTC6993 contains a precision current source charging an internal master oscillator to a reference voltage, generating a frequency fMASTER = 1 µA / (RSET × 0.6 V), then divided to produce the output pulse width tOUT = N × RSET × 0.6 V / 1 µA (where N is the divide ratio). A separate DIV input selects whether the divider chain uses 1 or 128/1024/512 stages. Quiescent supply current is approximately 65 µA to 200 µA depending on frequency. Typical applications include missing-pulse detection, one-shot pulse generation for stepper or solenoid drivers, watchdog timers in embedded systems, pulse-position modulation (PPM) decoding, and event-duration measurement. The wide 1 µs to 33.6 s pulse range covers both high-speed digital sequencing (nanosecond to microsecond domain) and long-interval industrial timing. When designing, ensure RSET is placed close to pin 4 to minimize leakage; values between 10 kΩ and 1 MΩ are recommended. Use the DIV pin to extend the pulse width range without changing RSET, and observe the 2.25 V minimum supply to avoid master-oscillator startup glitches. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found on the Analog Devices product page, including cross-brand TSOT-23-6 substitute analysis and pinout verification against the TSOT-23-6 (S6) standard.

見積もり お問い合わせ
LTC6993CS6-4 - TimerBlox Monostable Pulse Generator (One-Shot) | ADI
LTC6993CS6-4

LTC6993CS6-4 - TimerBlox Monostable Pulse Generator (One-Shot) | ADI

The Analog Devices LTC6993CS6-4 is a monostable multivibrator (one-shot pulse generator) from the TimerBlox family of silicon timing devices, offered in a 6-pin TSOT-23 package with programmable pulse width from 1 µs to 33.6 seconds set by a single external resistor RSET. The part accepts a wide 2.25 V to 5.5 V supply, delivers up to ±20 mA output drive, and exhibits a worst-case trigger-to-output propagation delay of approximately 11 ns, making it one of the fastest precision one-shots in this package class. The S6-4 variant is the retriggerable sub-version: while the output is HIGH, additional rising trigger edges restart the timing interval, allowing the pulse width to be extended indefinitely for missing-pulse detection or watch-dog timeout applications. A monostable multivibrator (also called a one-shot) is a sequential logic block that, on receipt of a single trigger event, produces one output pulse of a defined width and then returns to its stable idle state. Within the broader digital-timing hierarchy, a one-shot sits alongside astable oscillators, counters, and delay lines as a fundamental timing primitive used to convert edges into precisely controlled pulses. The TimerBlox family positions the LTC6993 between simple RC one-shots (poor accuracy) and full microcontroller timer peripherals (high overhead): it provides digital-grade accuracy over a 33,600:1 timing range with no firmware, no crystal, and only one external resistor. Key features of the LTC6993CS6-4 include a master oscillator accuracy of ±1.5% over voltage and temperature, an internal counter that divides the master frequency by N = 4/64/128/256/512/1024/2048/4096, retrigger capability, a separate rising-edge trigger input, and CMOS-compatible output drive. The device is specified over the commercial 0 °C to 70 °C range; an industrial-grade sibling (LTC6993IS6-4) covers -40 °C to 85 °C. Because the output pulse is generated by digital division of a trimmed master oscillator, pulse-to-pulse jitter is dominated by trigger jitter rather than RC drift, giving far cleaner results than discrete 555-based one-shots. Typical applications include missing-pulse detection in safety and sensor monitoring, watchdog timer reset generation, frequency-to-pulse conversion, switch de-bouncing, time-of-flight laser or ultrasonic ranging front-ends, and pulse-stretching for narrow event capture. In each case the LTC6993 replaces either a 555 timer (better accuracy, smaller BOM) or a microcontroller capture/compare channel (faster response, no firmware burden). When designing with this part, select RSET to place the master oscillator in the range that, after the chosen divider N, yields the desired output pulse width; keep the trigger pulse width shorter than the programmed output pulse to guarantee clean retriggering; and place a 0.1 µF decoupling capacitor within 2 mm of the V+ pin to prevent supply transients from disturbing the internal oscillator. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found in the manufacturer datasheet.

見積もり お問い合わせ
LTC6993HS6-4 - Mono Pulse Gen One-Shot 1µs-33.6s | ADI
LTC6993HS6-4

LTC6993HS6-4 - Mono Pulse Gen One-Shot 1µs-33.6s | ADI

The Analog Devices LTC6993HS6-4 is a monostable multivibrator (one-shot pulse generator) with a programmable pulse width of 1µs to 33.6 seconds, housed in a 6-pin TSOT-23 (S6) package. It belongs to the TimerBlox family of silicon timing devices and provides an 11 ns typical propagation delay. The LTC6993HS6-4 operates from 2.25 V to 5.5 V supply and covers the -40°C to 125°C automotive temperature grade. A monostable multivibrator (also known as a one-shot pulse generator) is a sequential logic element that produces a single output pulse of fixed duration in response to a trigger edge, then returns to its stable state until the next trigger. One-shots sit within the broader category of timer ICs and are widely used for pulse stretching, edge-to-level conversion, missing-pulse detection, and digital debouncing. Because timing accuracy is achieved via a single external resistor (RSET) and the part is fully self-contained, one-shots are easier to design with than discrete RC or 555-based equivalents. Key features of the LTC6993HS6-4 include a wide programmable pulse-width range (1µs to 33.6s) set by RSET, a low 11 ns propagation delay, 2.25 V to 5.5 V single-supply operation, and CMOS-compatible logic inputs/outputs. The device also includes an internal master oscillator derived from RSET, allowing the output pulse duration to be calculated via tOUT = N_DIV × RSET / 50 kΩ × (typical 1.0), enabling precise digital control of pulse width without external capacitors. The architecture uses a precision current reference feeding an internal master oscillator whose frequency is set by RSET; the resulting clock is divided by a fixed N factor to produce the output pulse. An on-chip comparator triggers on the rising edge of the input, with retrigger capability and an optional reset pin on related family members. This analog-digital hybrid approach yields excellent supply-rejection and temperature stability compared to simple 555 timer designs. Typical applications include industrial control pulse generation, automotive system timing, watchdog/missing-pulse detectors, debouncing mechanical switches, frequency discriminator circuits, and low-frequency clock generation in test equipment. The wide 1µs to 33.6s range covers most pulse-stretching needs from high-speed digital logic to multi-second industrial timing. The AEC-Q100 grade (H temp range) makes it suitable for automotive applications. When designing with the LTC6993HS6-4, select RSET between 10 kΩ and 1 MΩ using a low-drift, low-leakage resistor for accuracy, and place it close to the RSET pin to minimize noise pickup. Verify input pulse width is shorter than the programmed output pulse to ensure proper retrigger behavior. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found on the manufacturer datasheet alone.

見積もり お問い合わせ
LTC6993IS6-2 - TimerBlox One-Shot Pulse Generator | ADI
LTC6993IS6-2

LTC6993IS6-2 - TimerBlox One-Shot Pulse Generator | ADI

The Analog Devices LTC6993IS6-2 is a programmable monostable multivibrator (one-shot pulse generator) from the TimerBlox family, delivering a single output pulse whose width is set by a single external resistor RSET. The device integrates fully into a TSOT-23-6 package and provides a pulse width range of 1 µs to 33.6 seconds with a typical propagation delay of only 11 ns. The "-2" sub-version is retriggerable, allowing the output pulse to be extended by additional trigger events received while the output is still active. A monostable multivibrator (also known as a one-shot) is a sequential logic block that, upon receiving a single trigger edge, produces one output pulse of defined width and then returns to its stable (idle) state. It belongs to the broader family of multivibrators (a family that also includes astable/oscillator circuits and bistable/flip-flop circuits) and is widely used in digital control, instrumentation, and signal-conditioning subsystems. The LTC6993 family sits within Analog Devices' TimerBlox silicon timing platform, which also covers oscillators (LTC6905), low-frequency clocks (LTC6930), and divider/edge-delay blocks. Key features of the LTC6993IS6-2 include a 2.25 V to 5.5 V supply range, CMOS-compatible inputs, push-pull output stage capable of sourcing/sinking 20 mA, programmable pulse width via a single resistor to ground, retriggerable behavior (sub-version -2), and an extremely low quiescent current of typically 65 µA. The internal master oscillator is factory-trimmed, eliminating the need for external timing capacitors or trim potentiometers. The DIV pin provides four discrete range selections (1 µs, 1 ms, 1 s, 33.6 s) that scale the RSET current. Typical applications include watchdog timer reset generators, fault-pulse stretchers, switched-mode power supply synchronization, debounce timers for mechanical switches, and pulse-width extension in instrumentation front-ends. In battery-powered designs, the low quiescent current makes it suitable for always-on timing functions. When laying out a board, place RSET close to the SET pin to minimize leakage paths and use a clean ground pour under the part to keep the analog timing reference stable.

見積もり お問い合わせ
LTC6993MPS6-4#TRMPBF - 33.6s Monostable TimerBlox One-Shot | Analog Devices
LTC6993MPS6-4#TRMPBF

LTC6993MPS6-4#TRMPBF - 33.6s Monostable TimerBlox One-Shot | Analog Devices

The Analog Devices LTC6993MPS6-4#TRMPBF is a monostable multivibrator (one-shot pulse generator) with a programmable pulse width of 1 microsecond to 33.6 seconds, housed in a 6-pin TSOT-23 (S6) package. It belongs to the TimerBlox family of versatile silicon timing devices and the -4 variant is falling-edge sensitive and retriggerable, allowing the output pulse to be extended by additional trigger signals received while the output is active. The part operates from a 2.25 V to 5.5 V supply and is specified over the military -55C to +125C temperature range (MP grade). A monostable multivibrator, commonly called a one-shot, is a sequential logic element that produces a single output pulse of fixed duration in response to a trigger input. It belongs to the broader category of multivibrator circuits within digital logic ICs, which also includes astable (free-running) and bistable (flip-flop) variants. The LTC6993's TimerBlox architecture replaces legacy 555-timer-style discrete designs with a precision silicon solution offering tighter tolerance, lower power, and smaller PCB area, while maintaining the familiar single-resistor programming interface. Key features include an 11 ns propagation delay, internal master oscillator set by a single external resistor (RSET), CMOS logic outputs, and a separate divider setting (NAD pin) that selects one of eight pulse-width ranges. The retriggerable -4 variant ignores the rising edge and starts the timing cycle on a falling transition at the trigger input, making it well suited for debounce, missing-pulse detection, and watchdog reset circuits where the pulse must be restarted if a new event occurs before completion. Architecturally, the LTC6993 uses a programmable current source feeding an internal master oscillator whose frequency is set by RSET to a known reference. A divider chain produces eight selectable time bases from 1 microsecond up to 33.6 seconds, and the trigger logic arms the output pulse for one full timing cycle. Output rise and fall times are typically a few nanoseconds, and supply current is approximately 100 to 400 microamps depending on programmed pulse width and output state. Typical applications include watchdog timers, missing-pulse detectors, switch debouncers, frequency discriminators, one-shot pulse generators, and precision delay lines in industrial control, automotive, and instrumentation systems. In these roles, the LTC6993MPS6-4#TRMPBF delivers reliable timing with single-resistor programming, eliminating the need for external capacitors or trim potentiometers. When designing with this device, select RSET between 50 kohm and 800 kohm to set the master oscillator, then choose the appropriate NAD setting to land the desired pulse width within the 1 microsecond to 33.6 second range. Always place a 0.1 microfarad decoupling capacitor close to the V+ pin, and ensure the trigger pulse width is shorter than the programmed output pulse to allow retriggering.

見積もり お問い合わせ
LTC6995IS6-2 - Long-Timer Silicon Oscillator 29.1µHz-977Hz | ADI
LTC6995IS6-2

LTC6995IS6-2 - Long-Timer Silicon Oscillator 29.1µHz-977Hz | ADI

The Analog Devices LTC6995IS6-2 is a programmable silicon oscillator with a period range of 1.024 ms to 9.54 hours (29.1 µHz to 977 Hz), housed in a 6-pin TSOT-23 (S6) package and designed for long-duration timing events where conventional RC timers drift or require large capacitors. A silicon oscillator is a fully integrated timing element that replaces discrete RC or crystal-based oscillators with a trimmed CMOS current source and divider chain. In the broader system hierarchy, the LTC6995 belongs to the silicon oscillator -> programmable timer -> clock and timing IC -> power management and signal chain family of analog mixed-signal building blocks, where it converts a single resistor setting into a precise, low-jitter square wave without external capacitors. Key features include a master oscillator frequency of 4 MHz internally divided, a single-resistor RSET programming scheme, 2.25 V to 5.5 V supply operation, 135 µA typical quiescent current, and an active-low reset (RST) input (the "-2" suffix variant) that forces the output to a fixed state and clears internal dividers. Frequency accuracy is typically ±1.5% across -40 °C to +85 °C, and the divider chain supports decades from 1 to 9.54 hours via the DIV pin. The TSOT-23-6 footprint occupies just 2.9 mm × 1.6 mm of board area. Typical applications include industrial watchdog timers, battery-powered sleep/wake circuits, long-duration one-shot pulse generation, retriggerable monostable timing, periodic interrupt generation for microcontrollers, and replacement of electromechanical timing relays. Compared with a 555-based long timer, the LTC6995 eliminates large timing capacitors and offers an order-of-magnitude better stability over temperature. Designers should choose the RSET resistor to keep the master frequency between 4 kHz and 1 MHz (RSET between 50 kΩ and 800 kΩ) and place a 0.1 µF bypass capacitor close to the V+ pin. To extend the period beyond 9.54 hours, cascade a divider or feed the output into a counter. This page synthesizes distributor pricing, drop-in alternatives from the TimerBlox family, application recommendations, and practical design notes not found in the manufacturer datasheet alone.

見積もり お問い合わせ