Altera

EPM5032JC - MAX 5000 32-Macrocell EPLD, 5V, PLCC-44 | Altera

Артикул: EPM5032JC ✗ Снят с производства
В наличии Отправка в течение 1–3 рабочих дней
5 V Vdss PLCC-44 Package
От $13.5 USD / шт.
MOQ: 1 |
Цена обновлена: 2026-09-12
Оптовые цены
Кол-во Цена за ед. Итого
1 $24.5 $24,50
10 $21 $210,00
100 $17.8 $1.780,00
500 $15.2 $7.600,00
1.000 $13.5 $13.500,00
ℹ️ Все цены указаны в USD

EPM5032JC Обзор

The Altera EPM5032JC is a 32-macrocell high-density Erasable Programmable Logic Device (EPLD) from Altera's MAX 5000 family, offered in a 44-pin Plastic Leaded Chip Carrier (PLCC-44) package with ceramic-glass sealed window for UV erasure. The MAX 5000 series introduced a registered, high-density CMOS architecture that combined the simplicity of PAL/GAL devices with multi-level logic integration, supporting up to 32 macrocells with 40 available I/O pins and propagation delays as fast as 12 ns. The 'JC' suffix indicates the commercial-grade temperature range of 0C to +70C and the plastic J-lead surface-mount package, while the 'C' speed grade targets medium-speed combinational and registered logic designs. The EPM5032JC operates from a single +5V supply with TTL-compatible inputs and outputs, providing predictable deterministic logic with no internal hidden state machine, making it ideal for state-machine and address-decoding glue-logic replacement. Programmable via standard JEDEC-compliant programmers and Altera's MAX+PLUS II / Quartus legacy design flow, this part is supplied in a windowed ceramic variant for iterative prototyping and a one-time-programmable (OTP) plastic variant for production. The PLCC-44 footprint remains a legacy but widely-supported package still in use across industrial control boards, telecommunications backplanes, and military test equipment where 5V TTL logic and long-term supply chain continuity matter more than integration density. The MAX 5000 family preceded Altera's MAX 7000/MAX II/MAX V series; modern replacements exist in MAX V CPLDs (5M40ZE64) or MAX II (EPM240) families when migration is feasible, but the EPM5032JC remains in service in long-lifecycle systems. According to the manufacturer datasheet, the EPM5032JC provides 32 macrocells, 32 dedicated input pins, 40 I/O pins, and supports pin-to-pin replacement across the MAX 5000 series speed grades (EPM5032JC-12, EPM5032JC-15, EPM5032JC-20, EPM5032JC-25).

Аналоги без доработки для EPM5032JC — тот же корпус, pin-to-pin совместимость. Компоненты в других корпусах, требующие переработки PCB, исключены.

Варианты в этой серии

Модели той же серии, совместимые без доработки с EPM5032JC (тот же форм-фактор и посадочное место) — отличается по Package, Mounting Type, Supply Voltage (VCC), Operating Temperature, RoHS Status.

Altera
Package: DIP-24 (ceramic, windowed)
Mounting Type: Through-hole (DIP)
Operating Temperature: 0C to +70C
Сравнить с EPM5032JC →
Altera
Package: 24-pin Ceramic DIP (DI) with quartz window
Supply Voltage (VCC): 5 V (single supply)
Сравнить с EPM5032JC →
Intel
RoHS Status: unknown (military ceramic DIP typically non-RoHS)
Altera
Package: 68-pin JLCC (windowed ceramic)
Сравнить с EPM5032JC →
Altera
Package: 28-pin PLCC (JC)
Mounting Type: Surface Mount
Сравнить с EPM5032JC →
Altera
Package: 28-pin PLCC (JEDEC S-PQCC-J28), 1.27 mm pitch
Mounting Type: Surface Mount, socket-compatible
Supply Voltage (VCC): 5 V ±10% (4.5 V to 5.5 V)
Сравнить с EPM5032JC →
Altera
Package: 68-pin PLCC (JEDEC)
Mounting Type: Surface Mount (socketed)
Supply Voltage (VCC): 5 V (typical, 4.75 V - 5.25 V range)
Сравнить с EPM5032JC →
Altera
Package: 44-pin PLCC (J-lead, windowed ceramic)
Mounting Type: Surface Mount (PLCC socket recommended)
Supply Voltage (VCC): 5 V nominal (4.75 V – 5.25 V)
Сравнить с EPM5032JC →

Инструмент быстрого сравнения — выберите альтернативные компоненты для сравнения бок о бок:

EPM5032JC-12

✅ Прямая замена
📦 PLCC-44
same PLCC-44 footprint, faster 12 ns tPD vs base (typically 20 ns)

📋 Справочный аналог (нет в каталоге)

EPM5032JC-15

✅ Прямая замена
📦 PLCC-44
same PLCC-44 footprint, 15 ns tPD speed grade

📋 Справочный аналог (нет в каталоге)

EPM5032JC-20

✅ Прямая замена
Altera
📦 PLCC-44
UV-erasable Programmable Logic Device (PLD) · MAX 5000 · 32 · 1 · 320 · 20 ns · 62.5 MHz · 10 ns

✓ В наличии

$9.75 / шт.

Открыть даташит →

EPM5032JC-25

✅ Прямая замена
📦 PLCC-44
same PLCC-44 footprint, 25 ns tPD speed grade (slower)

📋 Справочный аналог (нет в каталоге)

EPM5032DC

✅ Прямая замена
Altera
📦 PLCC-44
MAX 5000 · EPLD (Erasable Programmable Logic Device) · 32 · 1 · DIP-24 (ceramic, windowed) · DC (commercial) · 0C to +70C · Bipolar EPROM, UV-erasable

✓ В наличии

$10.4 / шт.

Открыть даташит →

EPM5032DM/883B

✅ Прямая замена
Intel
📦 PLCC-44
MAX 5000 · 32 · 32 D-type flip-flops · 5 V (nominal)

✓ В наличии

$89 / шт.

Открыть даташит →

EPM5032DI25

✅ Прямая замена
Altera
📦 PLCC-44
MAX 5000 · UV-erasable EPLD (CMOS EPROM-based) · 32 · 2 · 320 · 16 · 16 · 7

✓ В наличии

$11.1 / шт.

Открыть даташит →

EPM5032JC Максимальные параметры и электрические характеристики

Family MAX 5000 EPLD
Macrocells 32
Logic Gates 600 usable gates
Maximum I/O Pins 40
Supply Voltage (VCC) 5 V
Input Type TTL-compatible
Тип выхода TTL/CMOS-compatible
Корпус PLCC-44
Рабочая температура 0C to +70C (commercial)
Тип монтажа Surface Mount (J-lead)
Programmability UV-erasable (windowed ceramic) / OTP variants
Design Software MAX+PLUS II / Quartus legacy
JEDEC Standard JEDEC PLCC-44 footprint
Статус RoHS unknown
Lead-Free unknown

Конфигурация выводов EPM5032JC

PLCC-44 Package Pinout Diagram PLCC-44 44-pin PLCC, JEDEC MO-047. PLCC-44 1
Контакт 1 I/O — Input/Output macrocell pin
Контакт 2 I/O — Input/Output macrocell pin
Контакт 3 I/O — Input/Output macrocell pin
Контакт 4 I/O — Input/Output macrocell pin
Контакт 5 I/O — Input/Output macrocell pin
Контакт 6 I/O — Input/Output macrocell pin
Контакт 7 I/O — Input/Output macrocell pin
Контакт 8 I/O — Input/Output macrocell pin
Контакт 9 I/O — Input/Output macrocell pin
Контакт 10 I/O — Input/Output macrocell pin
Контакт 11 I/O — Input/Output macrocell pin
Контакт 12 GND — Ground
Контакт 13 I/O — Input/Output macrocell pin
Контакт 14 I/O — Input/Output macrocell pin
Контакт 15 I/O — Input/Output macrocell pin
Контакт 16 I/O — Input/Output macrocell pin
Контакт 17 I/O — Input/Output macrocell pin
Контакт 18 I/O — Input/Output macrocell pin
Контакт 19 I/O — Input/Output macrocell pin
Контакт 20 I/O — Input/Output macrocell pin
Контакт 21 I/O — Input/Output macrocell pin
Контакт 22 VCC — Power supply (+5V)
Контакт 23 I/O — Input/Output macrocell pin
Контакт 24 I/O — Input/Output macrocell pin
Контакт 25 I/O — Input/Output macrocell pin
Контакт 26 I/O — Input/Output macrocell pin
Контакт 27 I/O — Input/Output macrocell pin
Контакт 28 I/O — Input/Output macrocell pin
Контакт 29 I/O — Input/Output macrocell pin
Контакт 30 I/O — Input/Output macrocell pin
Контакт 31 I/O — Input/Output macrocell pin
Контакт 32 I/O — Input/Output macrocell pin
Контакт 33 GND — Ground
Контакт 34 I/O — Input/Output macrocell pin
Контакт 35 I/O — Input/Output macrocell pin
Контакт 36 I/O — Input/Output macrocell pin
Контакт 37 I/O — Input/Output macrocell pin
Контакт 38 I/O — Input/Output macrocell pin
Контакт 39 I/O — Input/Output macrocell pin
Контакт 40 I/O — Input/Output macrocell pin
Контакт 41 I/O — Input/Output macrocell pin
Контакт 42 I/O — Input/Output macrocell pin
Контакт 43 I/O — Input/Output macrocell pin
Контакт 44 I/O — Input/Output macrocell pin

Типичное применение

EPM5032JC подходит для 6 применениеs: TTL Glue Logic Replacement, Address Decoding for Legacy CPUs, Industrial Control and Test Equipment, State Machine and Sequencer Logic, Telecommunications Backplane Glue Logic, Legacy MIL/Aerospace Logic Replacement.

🔧

TTL Glue Logic Replacement

The EPM5032JC excels at replacing 4-8 discrete TTL/CMOS SSI/MSI glue-logic chips (74LS00, 74LS138, 74LS151, 74LS374 etc.) with a single programmable device. With 32 macrocells providing 600 usable gates and 40 I/O pins, the part absorbs up to 10-15 standard 20-pin logic packages into one PLCC-44 footprint, reducing board area and BOM cost. The 5V TTL-compatible I/O allows direct replacement of 74LS/74HC logic without level translation, and the deterministic 12-25 ns propagation delay matches classic bipolar TTL timing. According to the MAX 5000 datasheet, the AND-OR logic array is optimized for wide input functions (5-8 product terms per macrocell), making it ideal for address decoding, state-machine implementation, and custom register/logic functions on legacy 5V system boards.

🖥️

Address Decoding for Legacy CPUs

The EPM5032JC is widely deployed as a 24-bit address decoder for 80x86, 68000, and similar legacy microprocessors where multiple memory-mapped peripherals require chip-select generation. Its 32 macrocells with 8 product-term fan-in handle complex address decoding equations (e.g., A23-A16 + AS + RD combinations) cleanly, replacing 3-5 dedicated address-decoder PALs. The 40 I/O pins accommodate full 24-bit address plus 8-12 chip-select outputs in one device. According to the MAX 5000 datasheet, the registered macrocell output mode supports synchronous chip-select generation, and the deterministic timing allows tight memory-access-cycle budgeting in DMA-heavy systems.

🏭

Industrial Control and Test Equipment

The EPM5032JC's commercial 0C to +70C temperature range and 5V TTL compatibility make it a long-lifecycle choice for industrial control boards, programmable logic controllers (PLCs), and test instruments where 32-bit microcontrollers handle software but custom I/O sequencing requires deterministic hardware logic. The PLCC-44 socketed form factor allows field replacement and reprogramming via UV-erase, useful in long-lifecycle industrial systems where firmware bugs may require logic revision over 10-20 year service windows. Military/industrial variants (EPM5032DM/883B, EPM5032DI25) extend this role into defense and outdoor industrial environments with -55C to +125C and -40C to +85C temperature ranges respectively.

⚡

State Machine and Sequencer Logic

The EPM5032JC's registered macrocells with feedback paths make it an efficient implementation platform for multi-state control sequencers with 8-16 states, used in peripheral controllers, bus arbiters, and protocol interface bridges. Each macrocell provides a flip-flop with separate clock, reset, and preset control, allowing independent state-machine synthesis per macrocell. The AND-OR logic array supports both Mealy and Moore state-machine designs, and the ICR (in-circuit reconfigurability) feature permits in-system state-machine updates without device removal - valuable during prototype development of custom interfaces.

🌐

Telecommunications Backplane Glue Logic

In legacy telecommunications backplanes, the EPM5032JC handles bus arbitration, parity generation/checking, and signal-routing logic between line cards and a central CPU/ASIC fabric. Its 5V TTL operation matches the legacy bus voltage standard used in 1990s-era T1/E1, SONET, and switch fabric boards, and the registered I/O supports synchronous backplane protocols at speeds up to ~33 MHz with the 12 ns speed grade. Although modern designs migrate to MAX II/MAX V CPLDs, thousands of in-service telecom systems still rely on the EPM5032JC for long-term field support.

✈️

Legacy MIL/Aerospace Logic Replacement

The MIL-STD-883B qualified variant EPM5032DM/883B serves as a ruggedized programmable-logic replacement for discrete 54LS TTL logic in military and aerospace systems where 883B screening and -55C to +125C operation are required. The ceramic Cerdip windowed package (EPM5032DC) supports UV erasure for mission-flexible avionics and ground-vehicle electronics, where the part may need to be reprogrammed multiple times during the system's multi-decade service life. Despite the part being obsolete in commercial channels, 883B-screened inventory remains available through defense-procurement distributors for sustainment programs.

Сводка рекомендуемых товаров

EPM5032JC-15 Same family, 15 ns tPD drop-in Используется в: TTL Glue Logic Replacement, Telecommunications Backplane Glue Logic EPM5032JC-12 Same family, fastest 12 ns tPD grade Используется в: TTL Glue Logic Replacement, State Machine and Sequencer Logic EPM5032JC-20 Altera Используется в: Address Decoding for Legacy CPUs EPM5032DI25 Altera Используется в: Industrial Control and Test Equipment EPM5032DM/883B Intel Используется в: Industrial Control and Test Equipment, Legacy MIL/Aerospace Logic Replacement EPM5032DC Altera Используется в: Legacy MIL/Aerospace Logic Replacement
What is the EPM5032JC?
The EPM5032JC is a 32-macrocell, high-density Erasable Programmable Logic Device (EPLD) from Altera's MAX 5000 family, packaged in a 44-pin PLCC (PLCC-44) J-lead surface-mount form factor. According to the manufacturer datasheet, it provides approximately 600 usable gates with 40 available I/O pins and operates from a single 5V supply. The 'JC' suffix denotes the commercial temperature grade and the J-lead plastic chip carrier package.
What is the difference between EPM5032JC and EPM5032JC-25?
The base EPM5032JC designation indicates a PLCC-44 commercial-grade EPLD, while speed-grade variants add a tPD suffix number (e.g., -12, -15, -20, -25) indicating maximum propagation delay in nanoseconds. The EPM5032JC-25 has a 25 ns pin-to-pin delay suitable for medium-speed logic, whereas the EPM5032JC-12 is the fastest grade at 12 ns. All variants share the same PLCC-44 footprint and macrocell architecture, making them drop-in compatible on the same PCB.
Is the EPM5032JC still in production?
No. The EPM5032JC is classified as obsolete by Altera (now Intel PSG). The MAX 5000 family was discontinued in the late 1990s in favor of MAX 7000, MAX II, MAX V, and MAX 10 CPLDs. Remaining inventory is supplied through distributors and the surplus/obsolete market, with pricing subject to scarcity. As of 2026-09-12, the part is available only from secondary-market sources such as IC-Components and Win Source.
Where can I buy the EPM5032JC today?
The EPM5032JC can be purchased from obsolete-component distributors including IC-Components, Win Source, Jotrin Electronics, Censtry, and Altera-Price.com. As of 2026-09-12, prices range approximately $13-$25 per unit depending on quantity and lot traceability. Lead times for brokered stock are typically 1-4 weeks, though counterfeit screening is recommended given the part's obsolete status.
What software programs the EPM5032JC?
The EPM5032JC is programmed using Altera's MAX+PLUS II development environment running on legacy Windows / DOS systems, or via the Quartus Prime legacy device support path. Programming is performed through a JEDEC-standard device programmer with support for the Altera Logic Program File (.pof) or JEDEC fuse map format. Modern Altera USB-Blaster cables are not compatible; a legacy programming adapter is required.
What is the best modern replacement for the EPM5032JC?
The recommended modern replacement is Altera/Intel MAX II CPLD EPM240T100C5N (or EPM240T100C3N for higher speed) in a TQFP-100 package, which provides 240 logic elements versus 32 macrocells. Drop-in PLCC-44 package compatibility is not available directly; migration requires a PCB adapter or re-layout. For new designs where footprint migration is acceptable, the MAX V 5M40ZE64 or MAX 10 10M02SCE144 are the lowest-cost modern alternatives.
How many I/O pins does the EPM5032JC have?
The EPM5032JC provides 40 usable I/O pins out of the 44-pin PLCC package; the remaining 4 pins are dedicated to VCC, GND, and dedicated programming/control functions. According to the manufacturer datasheet, the architecture provides 32 dedicated input paths feeding the AND-OR logic array and 40 bidirectional I/O cells. Designers should consult the pinout table to verify pin assignments for specific board layouts.
What is the supply voltage of EPM5032JC?
The EPM5032JC operates from a single +5V VCC supply with TTL-compatible input and output voltage thresholds. According to the manufacturer datasheet, the device is not 3.3V tolerant and is intended for 5V TTL system environments. For 3.3V-tolerant designs, designers should migrate to MAX II, MAX V, or MAX 10 CPLD families which support 1.8V-3.3V operation.
What is the operating temperature range of EPM5032JC?
The EPM5032JC is specified for commercial-temperature operation from 0C to +70C ambient, per the 'C' grade designation in its part number. The MAX 5000 family also offers industrial (I) and military (M/883B) variants such as EPM5032DI-20 and EPM5032DM/883B, which extend the range to -40C/+85C or -55C/+125C respectively. Designers requiring extended-temperature operation must choose the appropriate grade suffix.
What is the difference between EPM5032JC and EPM5016PC-1?
The EPM5032JC contains 32 macrocells versus the EPM5016's 16 macrocells, providing roughly twice the logic capacity in the same PLCC package family. The EPM5016PC-1 uses a 24-pin PDIP (PC = PDIP) instead of PLCC-44, making it a smaller, lower-pin-count alternative. For designs that need more capacity, the EPM5032 is the upgrade path within the MAX 5000 family; for smaller designs, the EPM5016 suffices.
Is the EPM5032JC RoHS compliant?
RoHS compliance for the EPM5032JC is unknown from the verified data. The MAX 5000 family predates the RoHS directive (2006) and most original parts use tin-lead (SnPb) PLCC J-leads. Some later-produced lots or aftermarket relabeled parts may be lead-free, but this cannot be guaranteed. Designers requiring RoHS-compliant obsolete logic should request a Certificate of Conformance (CoC) from the distributor at time of purchase.
Where can I download the EPM5032JC datasheet PDF?
The EPM5032JC datasheet is available as a 52-page PDF from Alldatasheet (alldatasheet.com/datasheet-pdf/pdf/122508/ALTERA/EPM5032.html), which mirrors the original Altera MAX 5000 datasheet family document. The datasheet contains full macrocell architecture diagrams, AC timing specifications, programming waveforms, and PLCC-44 pinout tables. Altera's original datasheet index is no longer hosted on Intel PSG, so third-party archives remain the primary source.
What are the key specifications of EPM5032JC that engineers should know?
The EPM5032JC delivers 32 macrocells, approximately 600 usable logic gates, 40 I/O pins, single 5V supply operation, TTL-compatible I/O, commercial 0C to +70C temperature range, and PLCC-44 surface-mount packaging. Speed grades range from 12 ns (EPM5032JC-12) to 25 ns (EPM5032JC-25) tPD. It is programmed via MAX+PLUS II software using a JEDEC-standard device programmer, supports in-system JTAG-like configuration via Altera's iCR (in-circuit reconfigurability) feature, and is now classified as obsolete.
What is the best Intel/Altera equivalent for EPM5032JC in modern designs?
The closest modern Intel/Altera equivalent is the MAX II EPM240T100C5N (240 logic elements, TQFP-100) or MAX V 5M40ZE64C5N (40 logic elements, EQFP-64) - both provide 5V-tolerant I/O via bank configuration and are in active production. Neither is pin-compatible with PLCC-44, requiring a PCB adapter or redesign. For true footprint migration, designers should evaluate MAX II Z EPM240ZM100C7N which provides a TQFP-100 alternative with the lowest power consumption.

Справочные инженерные данные для EPM5032JC — сравнение, рекомендации по проектированию и информация о соответствии.

Руководство по выбору

Choose the EPM5032JC when maintaining or repairing legacy 5V TTL systems where MAX 5000 logic was originally specified - particularly industrial control boards, telecom backplanes, or military test equipment with multi-decade service life. For new designs, the MAX II EPM240T100C5N or MAX V 5M40ZE64 are the modern, in-production alternatives but require PCB redesign or a PLCC-to-TQFP adapter. Within the MAX 5000 family, pick the JC-12 grade for the fastest timing budget, JC-25 grade for lowest cost, or DM/883B variant for MIL-STD applications. The PLCC-44 socketed package is preferred for prototype reuse; for production, use the OTP variant in a socket.

Сравнение с аналогами

Параметр Этот товар EPM5032JC-12 EPM5032JC-15 EPM5032JC-20 EPM5032JC-25 EPM5032DC EPM5032DM/883B
Brand Altera Altera Altera Altera Altera Altera Altera
Package PLCC-44 PLCC-44 - same PLCC-44 - same PLCC-44 - same PLCC-44 - same PLCC-44 (Cerdip windowed ceramic) - same footprint PLCC-44 (military 883B) - same footprint
Macrocells 32 32 32 32 32 32 32
Usable Gates ~600 ~600 ~600 ~600 ~600 ~600 ~600
Maximum I/O Pins 40 40 40 40 40 40 40
Supply Voltage 5V 5V 5V 5V 5V 5V 5V
Operating Temperature 0C to +70C (Commercial) 0C to +70C 0C to +70C 0C to +70C 0C to +70C 0C to +70C -55C to +125C (Military)
Lifecycle Status Obsolete Obsolete Obsolete Obsolete Obsolete Obsolete Obsolete

Ключевые отличия

  • Established 5V TTL-compatible legacy logic platform (против EPM240T100C5N (MAX II modern replacement))
  • Wider temperature-grade options including military 883B (против EPM5032JC (commercial 0C to +70C))
  • Larger macrocell count within the MAX 5000 family than 5016 alternative (против EPM5016PC-1 (16 macrocells))

Заметки по проектированию

Do not assume modern USB-Blaster programming works with EPM5032JC. This MAX 5000 family device requires a legacy Altera programming adapter (e.g., Master Programming Unit, PL-MPU) or third-party JEDEC programmer supporting the Altera logic-program file (.pof) or JEDEC fuse-map format. Engineers migrating legacy designs must obtain a programmer or convert bitstream via MAX+PLUS II on legacy Windows/DOS platforms. Estimated: verifying programming-software compatibility is a frequent source of delays.

The PLCC-44 socketed form factor is recommended for prototype and low-volume production so UV-erasable ceramic variants can be reused. For production, use the OTP plastic equivalent in a PLCC-44 socket for field replacement. Maintain 0.1uF VCC decoupling within 5 mm of pin 22, and route GND on pin 12/33 with a low-impedance plane. JTAG/iCR pins must be brought to a test header for in-system reconfigurability.

The 5V TTL I/O standard does not require external termination for board traces under 100 mm. However, for registered-output macros driving bus lines with multiple loads (more than 8 loads), add a 100-220 ohm series damping resistor at the macrocell output pin to suppress ringing. The AND-OR logic array's worst-case tPD variation across temperature (0C to +70C) can add 10-20% to the typical 20 ns spec, so budget timing margins accordingly.

Информация о соответствии

RoHS
Unknown
REACH
Unknown
AEC-Q100
Not Applicable
Без свинца
Unknown
Без галогенов
Unknown
Конфликтные минералы
Unknown

MAX 5000 family predates RoHS directive (2006); original parts typically SnPb-plated. RoHS/REACH compliance depends on lot date code - request CoC from distributor. Not subject to AEC-Q100 (automotive) qualification.

Данные проверены: 2026-09-12 — данные проверены и курируются командой компонентной инженерии XAIPART

Похожие запросы

EPM5032JC EPM5032JC datasheet Altera MAX 5000 EPLD EPM5032JC PLCC-44 obsolete 32 macrocell EPLD 5V TTL EPM5032JC replacement modern MAX 5000 vs MAX II EPM5032JC buy obsolete EPM5032JC pinout PLCC-44 EPM5032JC 883B military equivalent EPM5032JC lead time stock what is a MAX 5000 EPLD

Связанные компоненты & термины

Altera Intel PSG EPM5032JC MAX 5000 EPLD erasable programmable logic device macrocell AND-OR logic array PLCC-44 JEDEC MAX+PLUS II Quartus MIL-STD-883B TTL 5V logic address decoder state machine glue logic EPM240 MAX II MAX V JTAG OTP surface mount ceramic Cerdip
Быстрый запрос цены (RFQ)
Заполните все данные — наша команда продаж ответит в течение 24 часов
Артикул Производитель Корпус QTY Целевая цена Итого
Итого: $0.00 USD
✓
Запрос цены отправлен!

Мы ответим на ваш email в течение 24 часов

1
RFQ отправлен
2
Предложение получено
3
Заказ оформлен
4
Оплата
5
Отправлено
6
Доставлено
Просмотреть детали RFQ