انٹیگریٹڈ سرکٹس

ذیلی زمرے

📁 ADC/DAC 2,700+ پروڈکٹس 📁 ایمپلیفائر ICs 1,100+ پروڈکٹس 📁 آڈیو کوڈیکس 18 پروڈکٹس 📁 آڈیو ICs 2 پروڈکٹس 📁 گھڑی اور وقت بندی 470+ پروڈکٹس 📁 DSP 1,000+ پروڈکٹس 📁 ڈیٹا ایکوزیشن ICs 2 پروڈکٹس 📁 ڈیجیٹل پوٹینشیومیٹرز 4 پروڈکٹس 📁 ڈسپلے ڈرائیورز اور کنٹرولرز 1 پروڈکٹس 📁 FPGA اور CPLD 6,800+ پروڈکٹس 📁 انٹرفیس ICs 2,200+ پروڈکٹس 📁 LED ڈرائیورز 1 پروڈکٹس 📁 لاجک ICs 360+ پروڈکٹس 📁 میموری ICs 870+ پروڈکٹس 📁 مائیکرو کنٹرولرز 19,000+ پروڈکٹس 📁 مائیکرو پروسیسرز 4 پروڈکٹس 📁 موٹر ڈرائیورز 1 پروڈکٹس 📁 دیگر 1 پروڈکٹس 📁 سینسر اور ڈیٹیکٹر انٹرفیسز 1 پروڈکٹس 📁 اسپیشلائزڈ ICs 15 پروڈکٹس 📁 ویڈیو ICs 13 پروڈکٹس

مصنوعات (35,000+)

iCE40UP5K-SG48 - 5280 LUT UltraPlus FPGA QFN-48 | Lattice
iCE40UP5K-SG48

iCE40UP5K-SG48 - 5280 LUT UltraPlus FPGA QFN-48 | Lattice

The Lattice Semiconductor iCE40UP5K-SG48 is an iCE40 UltraPlus low-power FPGA with 5280 Look-Up Tables (LUTs), 128 Kbit of dual-port block RAM, 1 Mbit of single-port RAM, and eight 16x16 DSP MAC blocks, housed in a 48-pin VFQFN exposed-pad (SG48) package. A Field Programmable Gate Array (FPGA) is a reconfigurable logic device that implements digital circuits through programmable interconnect and logic blocks. Within the semiconductor hierarchy, FPGAs sit alongside microcontrollers and ASICs as programmable silicon; the iCE40 UltraPlus family occupies the ultra-low-power end of the FPGA spectrum, targeting mobile, IoT, and AI/ML edge applications where milliwatts matter. Key features include two hard-IP SPI and two hard-IP I2C controllers that offload protocol handling from soft logic, two internal oscillators (10 kHz and 48 MHz) that eliminate external clock sources in cost-sensitive designs, three 24 mA constant-current RGB outputs with hard RGB PWM IP for direct LED drive, and dedicated DSP blocks with 16x16 multiply and 32-bit accumulate for lightweight neural network inference. Architecturally, the iCE40UP5K combines a 4-input LUT plus carry chain plus flip-flop fabric with 120 Kbit of distributed sysMEM block RAM and 1 Mbit SPRAM, a phase-locked loop (PLL) for clock synthesis, and low-power 1.2V core operation consistent with the family's positioning as the lowest-power machine learning solution in its class. Typical applications include sensor aggregation and pre-processing for mobile platforms, always-on AI/ML inference at the edge, and system management or bridge logic where two SPI and two I2C hard IPs reduce firmware complexity. The SG48 QFN footprint also suits compact boards such as the iCEBreaker open-source FPGA platform. Design consideration: use the SG48 package with QSPI flash configuration and account for the exposed thermal pad in PCB layout for reliable ground return. This page synthesizes distributor listings, drop-in family alternatives, and practical design notes not consolidated in the manufacturer datasheet.

RFQ رابطہ