積體電路

子分類

📁 ADC/DAC 3,100+ 產品 📁 放大器 IC 1,900+ 產品 📁 音訊編解碼器 18 產品 📁 音訊 IC 2 產品 📁 時脈與計時 660+ 產品 📁 Comparator ICs 1 產品 📁 DSP 1,100+ 產品 📁 資料擷取 IC 2 產品 📁 數位電位器 4 產品 📁 顯示驅動器與控制器 1 產品 📁 FPGA 與 CPLD 7,300+ 產品 📁 介面 IC 3,300+ 產品 📁 LED 驅動器 1 產品 📁 邏輯 IC 460+ 產品 📁 記憶體 IC 870+ 產品 📁 微控制器 20,000+ 產品 📁 微處理器 4 產品 📁 馬達驅動器 1 產品 📁 其他 1 產品 📁 感測器與偵測器介面 1 產品 📁 特殊用途 IC 15 產品 📁 視訊 IC 14 產品

產品（39,000+)

ADF4351BCPZ - 4.4 GHz Fractional-N PLL Synthesizer | Analog Devices
ADF4351BCPZ

ADF4351BCPZ - 4.4 GHz Fractional-N PLL Synthesizer | Analog Devices

The Analog Devices ADF4351BCPZ is a fractional-N or integer-N phase-locked-loop frequency synthesizer with an integrated voltage-controlled oscillator, a 2.2 GHz to 4.4 GHz fundamental VCO range, and operation up to 4.4 GHz. The device accepts a 10 MHz to 250 MHz reference input and is supplied in a 32-lead VFQFN exposed-pad package. It supports programmable integer and fractional frequency synthesis through an external reference and loop filter. An RF frequency synthesizer generates a stable, programmable output by locking a voltage-controlled oscillator to a reference through a phase-locked loop. The ADF4351 belongs to the PLL synthesizer and clock-generator hierarchy, integrating the synthesizer, VCO, programmable dividers, reference and feedback paths, and RF output circuitry. This integration reduces board-level design effort while retaining the flexibility required for external loop-filter optimization. According to the Analog Devices product page and datasheet, the ADF4351 supports fractional-N and integer-N synthesis, includes an integrated VCO, and is intended for wideband RF applications. The 10 MHz to 250 MHz input range and 2.2 GHz to 4.4 GHz fundamental VCO range make it suitable for microwave communication, wireless infrastructure, test equipment, radar-related RF signal chains, and frequency-agile RF systems. Its fractional-N operation permits fine frequency resolution when the reference and N-divider settings are selected appropriately. The device requires an external loop filter and external reference frequency. Filter component selection affects loop bandwidth, phase noise, reference-spur behavior, lock time, and the amount of ripple presented to the VCO control node. Designers should evaluate loop dynamics for each output frequency rather than assuming one filter network is optimal across the full 2.2 GHz to 4.4 GHz range. The exposed pad provides the required thermal and electrical connection to the PCB. Typical implementation places the ADF4351 between a stable reference source and an RF load or receiver/transmitter signal chain. The output can be filtered, buffered, or mixed according to the system requirement. Keep the reference and loop-filter connections short, provide clean supply decoupling, and use a controlled-impedance RF layout for the output path. Verify phase noise, spur levels, lock behavior, output power, and temperature performance with the final reference and filter implementation. For direct replacement, verify package dimensions, exposed-pad construction, pin assignments, register compatibility, reference range, VCO range, and supply limits. A similar frequency range alone is insufficient for drop-in use. This page combines verified manufacturer and distributor information with practical PLL design considerations, comparison fields, and sourcing-oriented FAQ answers. Pricing and availability should be confirmed with authorized distributors as of 2026-10-21.

詢價 聯絡我們
ADF4355-2BCPZ - 4.4 GHz PLL with Integrated VCO | Analog Devices
ADF4355-2BCPZ

ADF4355-2BCPZ - 4.4 GHz PLL with Integrated VCO | Analog Devices

The Analog Devices ADF4355-2BCPZ is a fractional-N and integer-N phase-locked-loop frequency synthesizer with an integrated low-noise voltage-controlled oscillator, covering RF output frequencies from 54 MHz to 4400 MHz. It uses a 32-pin WFQFN exposed-pad package and supports analog and digital supplies from 3.15 V to 3.45 V, while the charge-pump and VCO supplies operate from 4.75 V to 5.25 V. The part includes hardware and software power-down modes for controlled system operation. A phase-locked loop is a feedback-controlled timing system that locks an internal voltage-controlled oscillator to a stable reference frequency. In the ADF4355-2, the reference signal, frequency divider, phase detector, charge pump, external loop filter, VCO, and output stages form a programmable RF synthesis system. This architecture allows an external reference and loop filter to establish channel spacing, tuning resolution, phase noise, and lock behavior. The ADF4355-2 supports fractional-N operation with a 38-bit modulus and integer-N operation for applications requiring different tuning schemes. Its RF output frequency range extends from 54 MHz to 4400 MHz, making the device suitable for communication transmitters, test equipment, instrumentation, radar-related signal sources, and frequency conversion stages. Programmable output power and programmable integer and fractional divider values provide flexibility across a wide range of RF designs. The device accepts a reference frequency range of 10 MHz to 500 MHz according to the manufacturer product information. The external loop filter is a key circuit element: its components determine loop bandwidth, reference spur suppression, phase noise, and lock time. The ADF4355-2 therefore supports both simple integer-N channel plans and higher-resolution fractional-N frequency plans without requiring a separate VCO. Typical implementation places the ADF4355-2 in an RF signal chain between a stable reference source and the powered RF section. The synthesizer generates a programmable carrier, while the external loop filter shapes the closed-loop response. Keep the reference and feedback traces short, use a controlled ground return, and place bypass capacitors close to the supply pins. Power-down modes can be useful in battery-powered or intermittently operating systems because they reduce activity when the RF output is not required. The main design trade-off is loop-filter complexity. Fractional-N operation improves frequency resolution, but it also requires careful spur planning and often more demanding layout practice. Integer-N mode can simplify spur behavior for applications that do not need fine channel spacing. The manufacturer datasheet should guide the register sequence, reference setup, loop-filter calculation, and final performance validation. This product page combines the ADF4355-2BCPZ electrical identity, pin and package information, drop-in alternatives, comparison points, and practical RF design guidance. It is intended to help engineers select the correct synthesizer variant, plan the loop filter, and integrate a low-noise programmable RF source without overlooking supply, reference, layout, or power-management constraints.

詢價 聯絡我們
ADF4355BCPZ - 6.8GHz Fractional-N PLL | Analog Devices
ADF4355BCPZ

ADF4355BCPZ - 6.8GHz Fractional-N PLL | Analog Devices

Analog Devices ADF4355BCPZ is a fractional-N or integer-N phase-locked-loop frequency synthesizer with an integrated voltage-controlled oscillator, an RF output range of 54 MHz to 6800 MHz, and a 32-WFQFN exposed-pad package. The device supports 1.8 V logic compatibility, 3.3 V analog and digital supplies, and typically 5.0 V charge-pump and VCO supplies. Its programmable output division ratios are 1, 2, 4, 8, 16, 32, or 64, while the dual-modulus prescaler and 38-bit modulus support fine frequency resolution. A fractional-N frequency synthesizer generates a stable, programmable output frequency by combining a phase-locked loop, a frequency divider, and a high-resolution modulus. The ADF4355 belongs to the broader hierarchy of clock-generation ICs, frequency synthesizers, phase-locked loops, and RF timing components. Integrating the VCO reduces the number of external microwave components needed to implement a tunable local oscillator, although an external reference, loop filter, and passive matching network are still required. Key features include operation to 6.8 GHz, low phase noise from the integrated VCO, programmable charge-pump current, programmable reference dividers, digital and analog lock detection, and hardware or software power-down. The 38-bit modulus permits fractional-N synthesis with high nominal frequency resolution. Programmable output division extends the usable RF range and allows integer-N or fractional-N configurations to be selected according to phase-noise, spur, and tuning requirements. Technically, the ADF4355 uses an integrated wideband VCO with programmable output division and a dual-modulus prescaler for fractional-N operation. The reference path divides an external source before phase comparison with the divided VCO output. An external passive loop filter converts the phase-detector charge-pump current into the control voltage applied to the VCO. The exact loop bandwidth, reference ratio, and filter values therefore determine lock range, settling time, phase noise, and fractional-N spur performance. Typical applications include microwave and millimeter-wave test equipment, frequency conversion in communications receivers, local-oscillator generation for RF front ends, radar or satellite signal-chain prototypes, and instrumentation requiring programmable RF outputs. The integrated VCO is particularly useful where a fixed local-oscillator module would be too restrictive or where several frequencies must be generated from one reference source. The exposed thermal pad must be connected to a low-impedance ground plane, and the RF output requires careful impedance-controlled routing. Component placement should minimize loop-filter area and keep sensitive control and supply paths away from the RF output. Designers must also verify regulator tolerances, charge-pump settings, reference phase noise, and loop-filter calculations before operation across the full frequency range.

詢價 聯絡我們
ADF4356BCPZ - 6.8 GHz PLL Synthesizer | Analog Devices
ADF4356BCPZ

ADF4356BCPZ - 6.8 GHz PLL Synthesizer | Analog Devices

Analog Devices ADF4356BCPZ is an integrated wideband fractional-N and integer-N phase-locked-loop frequency synthesizer with an on-chip voltage-controlled oscillator, one clock output, and a maximum synthesized output frequency of 6800 MHz. It uses a 3-wire serial interface for register programming and is housed in a 32-lead LFCSP package with an exposed pad. A frequency synthesizer is an electronic timing component that generates, divides, multiplies, or modulates a reference frequency to produce a controlled output. In the wider hierarchy, an ADF4356BCPZ is a PLL frequency synthesizer, a clock-and-timing IC, and a semiconductor used to establish stable frequencies for communication, instrumentation, radar, and test systems. Its integrated VCO eliminates the separate VCO required by many conventional synthesizer architectures. The key operating characteristics include a 6800 MHz upper output frequency, support for fractional-N or integer-N synthesis, and operation across several output-divider ranges. The Analog Devices manufacturer datasheet describes output operation from 53.125 MHz to 6800 MHz through a series of frequency dividers. The device also provides controllable output muting through both a dedicated pin and the serial programming interface. Three-wire serial control simplifies connection to a microcontroller, FPGA, or embedded processor while allowing the synthesizer to be programmed without manual component adjustment. The PLL requires an external reference source and loop filter. Fractional-N operation supports fine frequency synthesis, while integer-N operation is useful when the required output frequency is an integer multiple of the reference frequency. Mute control can suppress the output during setup or sensitive measurement intervals. The analog and digital power rails accept 3.15 V to 3.45 V, while the charge-pump and VCO rails accept 4.75 V to 5.25 V. Hardware and software power-down modes reduce consumption when synthesis is not required. Typical uses include wireless communication test equipment, radar and electronic-warfare signal chains, frequency-hopping systems, phase-noise-sensitive receivers, and laboratory frequency generators. Designers should separate sensitive supply paths, follow the exposed-pad grounding and thermal-layout guidance, and select the external loop-filter components for the required channel bandwidth, reference frequency, and phase-noise target. Because fractional-N multiplication increases the VCO tuning rate, loop design and spur performance require joint evaluation rather than relying only on the nominal output frequency. This page combines the manufacturer specifications with application guidance, replacement analysis, and board-level design considerations. It also identifies where an exact drop-in substitute is appropriate and where a different PLL or VCO architecture is required because of frequency-range, package, control, or phase-noise differences.

詢價 聯絡我們
ADF4371BCCZ - 32 GHz Wideband PLL Synthesizer | Analog Devices
ADF4371BCCZ

ADF4371BCCZ - 32 GHz Wideband PLL Synthesizer | Analog Devices

Analog Devices ADF4371BCCZ is a 32 GHz wideband microwave PLL frequency synthesizer with an integrated voltage-controlled oscillator, operating as either an Integer-N or fractional-N synthesizer. Its RF output spans 62.5 MHz to 32,000 MHz, while the external reference input range is 10 MHz to 600 MHz. The device is packaged in a 48-pin TFLGA with an exposed pad. A phase-locked-loop frequency synthesizer generates a stable, programmable RF frequency by locking a voltage-controlled oscillator to a stable reference. The ADF4371 belongs to the PLL frequency synthesizer and clock generator category, where it combines an integrated microwave VCO, phase detector, programmable divider chain, reference input, and synthesizer control functions. It supports fractional-N operation with a 39-bit fractional modulus, providing finer frequency resolution than integer-only division. Key features include a continuous RF output range of 62.5 MHz to 32 GHz, support for both Integer-N and fractional-N synthesis, and a 39-bit fractional modulus. An external reference and external loop filter allow the system designer to establish the reference source and tune loop dynamics. The integrated VCO reduces the number of external microwave oscillator components required for broadband RF signal generation. The ADF4371 architecture supports a 10 MHz to 600 MHz reference input range. Reference selection influences phase-noise performance, frequency stability, and synthesis accuracy, while the loop filter determines transient response and phase-noise behavior. The fractional-N architecture permits smaller frequency steps than an Integer-N-only implementation, although loop-filter design and digital calibration behavior must be evaluated against the required channel spacing and spurious specifications. Typical applications include microwave and millimeter-wave signal generation, communications test equipment, radar test systems, frequency-conversion chains, and local-oscillator generation covering the 62.5 MHz to 32 GHz range. The wide tuning span makes the device useful where one synthesizer must support multiple instrumentation bands rather than a fixed narrow frequency plan. The primary design consideration is the external loop filter. Its component values, charge-pump current, reference-divider settings, and feedback-divider ratio must be coordinated with the intended output frequency and phase-noise target. RF routing also requires controlled impedance and short return paths around the exposed-pad thermal and grounding structure. This product page combines the ADF4371BCCZ manufacturer specifications, package details, sourcing guidance, technical applications, comparison points, and practical design considerations into one engineering-focused reference for synthesizer implementation.

詢價 聯絡我們
ADF4372BCCZ - 62.5MHz-16GHz Integer-N PLL with Integrated VCO | Analog Devices
ADF4372BCCZ

ADF4372BCCZ - 62.5MHz-16GHz Integer-N PLL with Integrated VCO | Analog Devices

The Analog Devices ADF4372BCCZ is a wideband microwave integer-N phase-locked loop (PLL) frequency synthesizer with an integrated voltage-controlled oscillator (VCO), generating output frequencies from 62.5 MHz to 16 GHz in a 48-lead TFLGA package with exposed pad. The VCO core operates from 4000 MHz to 8000 MHz, and an internal multiplier extends coverage to 8 GHz to 16 GHz, while an output divide chain of 1, 2, 4, 8, 16, 32, or 64 extends the low end down to 62.5 MHz at RF8x. A PLL frequency synthesizer is a closed-loop timing device: a phase-frequency detector compares a divided output against a stable reference, and a charge pump plus loop filter converts the phase error into a tuning voltage that steers the internal VCO. When used with an external reference and an external loop filter, the ADF4372 supports both fractional-N and integer-N synthesis architectures, a hybrid approach in which a programmable fractional modulus shapes the reference ratio so the output can land on frequencies that are not integer multiples of the reference. Key features include a 62.5 MHz to 16 GHz total tuning range in a single monolithic part, double-buffered registers for FRAC1, MOD2, FRAC2, reference doubler, reference divide-by-2, R counter, and charge pump current settings, and a low-noise charge pump that drives the external loop filter. Because the reference divider, fractional modulus, and charge pump current are all double buffered, the synthesizer can be retuned without dropping out of lock, which is essential for fast frequency switching in test equipment and microwave front ends. The device accepts an external reference frequency and requires an external loop filter, giving the designer freedom to trade phase noise against lock time and reference multiplication ratio. Its architecture deliberately separates the reference path from the RF path: the R counter sets the reference division, while the N counter and fractional fields set the feedback division, so the synthesizer can be configured without changing the reference source. Typical applications include 5G and microwave radio base-station and backhaul frequency generation, radar and electronic warfare test benches, wideband test and measurement instrumentation, satellite and VSAT up-converters, and microwave front-end local oscillator synthesis for phased-array receivers and 5G mmWave radio units. When designing with the ADF4372BCCZ, budget loop-filter components against the target lock time and phase-noise mask, and keep the VCO supply and reference paths on separate, well-decoupled rails because supply ripple at the VCO supply pin directly multiplies into phase noise. The exposed pad must be soldered to a solid ground plane for both thermal and return-path reasons. This page consolidates the manufacturer specifications, package and pin details, drop-in alternatives, and hands-on design guidance for the ADF4372BCCZ into one engineering reference, adding the comparison and integration detail that the datasheet leaves to the reader.

詢價 聯絡我們
ADF5000BCPZ - 18 GHz Divide-by-2 RF Prescaler | Analog Devices
ADF5000BCPZ

ADF5000BCPZ - 18 GHz Divide-by-2 RF Prescaler | Analog Devices

The Analog Devices ADF5000BCPZ is an 18 GHz, divide-by-2 RF prescaler IC with differential 100 ohm outputs, supplied in a 16-lead WFQFN exposed-pad package. It operates from a 3.3 V supply and is designed to divide high-frequency RF signals down to a frequency suitable for a PLL frequency synthesizer or frequency divider. An RF prescaler is a clock-and-timing semiconductor that divides an input carrier into a lower-frequency signal while preserving the phase relationship needed by phase-locked loops. The ADF5000 belongs to the RF prescaler hierarchy, where it serves as a fixed divide-by-2 block ahead of a PLL such as the ADF4156 or ADF4106. Its differential outputs reduce common-mode effects and provide a suitable interface to compatible RF clock circuits. The primary features of the ADF5000BCPZ include operation to 18 GHz, a fixed divide-by-2 function, low-noise and low-power operation, a 3.3 V supply requirement, and differential 100 ohm RF outputs. These characteristics make it particularly useful when a synthesizer requires an RF input above the native frequency range of its PLL front end. The exposed pad also provides the primary thermal path when used in space-constrained microwave assemblies. Technically, the ADF5000 is intended as a fixed divider rather than a programmable integer divider. Its divide ratio is not selected by a register or external control interface. The RF signal therefore enters the prescaler, is divided by two, and exits through the differential output network for subsequent phase comparison or frequency measurement. The verified manufacturer documentation identifies the ADF4156 and ADF4106 as example downstream PLL devices. Typical applications include microwave synthesizer subsystems, phase-locked-loop reference chains, RF test and measurement equipment, wireless infrastructure, satellite communications, and instrumentation requiring division of carrier frequencies into a range accepted by a PLL or counter. The differential 100 ohm output arrangement is particularly valuable in controlled-impedance RF layouts. Designers should preserve controlled impedance on the RF input and output paths, provide the supply decoupling specified by the manufacturer datasheet, and validate the exposed-pad thermal design at the highest operating frequency. RF trace geometry, return paths, component placement, and ground-plane continuity can materially affect divider performance at microwave frequencies. This product page combines the verified manufacturer specifications, distributor availability, purchasing guidance, comparison fields, and practical RF design considerations. Missing electrical details are explicitly identified rather than inferred, allowing engineers to evaluate the ADF5000BCPZ against the requirements of their specific microwave design.

詢價 聯絡我們
ADF5002BCPZ - 4-18 GHz Divide-by-8 RF Prescaler | Analog Devices
ADF5002BCPZ

ADF5002BCPZ - 4-18 GHz Divide-by-8 RF Prescaler | Analog Devices

Analog Devices ADF5002BCPZ is a fixed divide-by-8 RF prescaler IC designed for frequencies from 4 GHz to 18 GHz. It operates from a 3.3 V supply and provides differential 100 ohm RF outputs, making it suitable for dividing a high-frequency signal down to a lower frequency suitable for a PLL input. The device is packaged in a 16-WFQFN exposed-pad package. An RF prescaler is a frequency divider block used in radio-frequency signal chains. It belongs to the broader clock-and-timing IC hierarchy, where a prescaler can be used ahead of a phase-locked loop to divide down microwave or millimeter-wave signals. The ADF5002 provides a fixed divide-by-8 function for applications requiring predictable division ratio and direct connection to compatible PLL frequency synthesizers. The ADF5002 is positioned as a low-noise, low-power RF divider block. Its specified operating frequency range extends to 18 GHz, while the 3.3 V supply supports integration into RF and microwave systems requiring a divided reference or feedback signal. Differential 100 ohm RF outputs are intended for direct interfacing with RF circuitry when the board-level impedance and termination requirements are satisfied. The fixed divide-by-8 architecture makes this part most useful when the system frequency plan can accommodate an eightfold reduction. Using the prescaler before a PLL can lower the frequency presented to the synthesizer while preserving the relationship between the RF signal and the generated reference. Signal integrity, grounding, supply decoupling, and output matching remain important because RF divider performance is influenced by the complete transmission-line environment. Typical applications include microwave and millimeter-wave downconversion, RF instrumentation, synthetic-frequency generation, test equipment, and communications equipment using a compatible PLL such as the ADF4156 or ADF4106. The divider can also support frequency-counter and measurement architectures where a high-frequency signal must be reduced before further processing. When designing around the ADF5002BCPZ, preserve the manufacturer-recommended RF trace geometry and provide a low-impedance return path for the differential outputs. Verify the complete frequency plan before selecting the device: the input must fall within the 4 GHz to 18 GHz operating range, and the divided output must remain suitable for the downstream PLL or counter. Use the manufacturer datasheet and its recommended application circuit when defining impedance, bypass capacitance, and exposed-pad thermal connections.

詢價 聯絡我們
ADF5355BCPZ - 13.6 GHz Integrated VCO PLL | Analog Devices
ADF5355BCPZ

ADF5355BCPZ - 13.6 GHz Integrated VCO PLL | Analog Devices

The Analog Devices ADF5355BCPZ is a microwave wideband frequency synthesizer with an integrated voltage-controlled oscillator, operating up to 13.6 GHz and housed in a 32-pin WFQFN exposed-pad package. It supports fractional-N and integer-N phase-locked-loop architectures, with a three-wire register interface, digital lock detection, programmable output muting, and hardware and software power-down functions. A phase-locked loop is a feedback-controlled frequency-generation system that compares a divided reference signal with a synthesized output and drives a voltage-controlled oscillator toward phase and frequency lock. The ADF5355 integrates the oscillator core, programmable frequency dividers, charge-pump circuitry, reference and feedback paths, and digital control into one RF synthesizer. This placement within the clock-and-timing and frequency-generation hierarchy simplifies microwave signal-source designs compared with a discrete VCO and divider arrangement. Principal features include fractional-N operation for fine frequency resolution, integer-N operation for simpler channelization, programmable output attenuation, and an RFOUT stage that can remain muted until lock is detected. The mute-till-lock-detect function, controlled through a register bit, can suppress unwanted output during acquisition. The device also provides pin-controlled and software-controlled muting, allowing the host circuitry to manage RF visibility during startup or calibration. The ADF5355 supports analog and digital power-supply inputs from 3.15 V to 3.45 V, while its charge-pump and VCO supply range is 4.75 V to 5.25 V. An external loop filter and external reference frequency are required for the complete synthesizer implementation. These interface requirements make the device suitable for systems in which the designer needs direct digital frequency control while retaining a conventional PLL-based RF architecture. Typical applications include microwave test equipment, radar and communications signal sources, phase-noise-sensitive RF test systems, frequency converters, and local-oscillator generation for wireless infrastructure. The integrated VCO reduces board area compared with a discrete oscillator implementation, while fractional-N synthesis can provide frequency offsets that would otherwise require a fine-resolution reference or complex calibration procedure. The principal design trade-off is the need for careful RF layout, stable supplies, and an appropriately designed external loop filter. The exposed package pad requires effective thermal management, and the VCO, charge pump, reference, and output-return paths must be controlled to avoid degrading phase noise or lock performance. Output power and frequency accuracy should therefore be evaluated together rather than relying on nominal synthesizer features alone. This product data consolidates verified manufacturer information, distributor pricing, package details, application guidance, and engineering checks for the ADF5355BCPZ. It also explicitly identifies the missing package-pin, thermal, absolute-maximum, and qualified drop-in replacement data rather than presenting unverified numbers as production specifications.

詢價 聯絡我們
ADF5356BCPZ - 13.6 GHz Wideband PLL Synthesizer | Analog Devices
ADF5356BCPZ

ADF5356BCPZ - 13.6 GHz Wideband PLL Synthesizer | Analog Devices

The Analog Devices ADF5356BCPZ is a 13.6 GHz microwave wideband frequency synthesizer with an integrated VCO, housed in a 32-lead WFQFN exposed-pad CSP package. It supports fractional-N or integer-N phase-locked-loop operation with an external loop filter and reference frequency. Its fundamental VCO operates from 3400 MHz to 6800 MHz, while internal divide-by-1 through divide-by-64 paths permit RF output frequencies as low as 53.125 MHz. A microwave wideband synthesizer is a clock-and-timing IC that combines a voltage-controlled oscillator with a phase-locked loop to produce a stable, programmable output frequency. The broader hierarchy is frequency synthesizer > PLL frequency synthesizer > clock generation and timing IC > integrated circuit. This architecture is useful when a system needs precise RF frequency generation from a stable reference without implementing every oscillator and feedback function as discrete circuitry. The ADF5356 supports integer-N and fractional-N synthesis, giving designers flexibility in channel spacing, reference-to-output ratios, and phase-noise planning. Its output stage includes divide ratios of 1, 2, 4, 8, 16, 32, and 64, extending usable output coverage below the VCO fundamental range. According to the Analog Devices product page, the wideband microwave VCO supports frequency operation across the stated 3400 MHz to 6800 MHz fundamental range. The integrated microwave VCO is the central architecture of the device. A PLL locks the VCO to an external reference, while an external passive loop filter shapes loop dynamics and phase noise. Fractional-N operation permits division ratios that are not integers, although final settling time, spurious performance, and loop-filter design depend on the complete system configuration. The exact supply voltages, reference-frequency limits, register map, phase-noise values, and temperature limits are not included in the supplied web results. Typical uses include microwave and RF signal sources, communications test equipment, local oscillators, frequency-conversion subsystems, and instrumentation requiring programmable RF outputs. The divider chain makes the device relevant when a system needs output below the 3400 MHz to 6800 MHz VCO range. The evaluation hardware identified in the verified data includes a differential 122.88 MHz reference TCXO, a loop filter, USB interface, power connections, and SMA connectors. For PCB implementation, follow the exposed-pad land pattern and thermal-via recommendations in the manufacturer datasheet. The external loop filter, reference components, RF output matching network, supply decoupling, and exposed-pad thermal design materially affect phase noise, lock behavior, output power, and system stability. Verify all voltage, temperature, and absolute-maximum limits before releasing a production design. This product record consolidates the verified manufacturer function, frequency-range, divider, mute-function, package, evaluation-board, distributor, and replacement information into one engineering reference. It also distinguishes documented drop-in candidates from broader functional alternatives and flags unavailable electrical data explicitly rather than estimating it.

詢價 聯絡我們
ADF5610BCCZ - 14.6 GHz Wideband VCO PLL | Analog Devices
ADF5610BCCZ

ADF5610BCCZ - 14.6 GHz Wideband VCO PLL | Analog Devices

The Analog Devices ADF5610BCCZ is an integer-N and fractional-N wideband microwave synthesizer with an integrated VCO, designed for RF and microwave signal-generation applications. The device operates with an integrated VCO fundamental frequency range of 3650 MHz to 7300 MHz, with internally doubled VCO output routed to RFOUT. It also provides a divided differential output covering divide ratios from 1 through 128, allowing RF output frequencies as low as 57 MHz. The ADF5610BCCZ is packaged in a 48-terminal VFLGA with exposed pad, designated HLGA in distributor listings, and uses a 3-wire serial interface for programming. Its maximum listed RF frequency is 14.6 GHz, making it suitable for wideband microwave frequency synthesis in instrumentation, communications, radar, and test systems. The synthesizer requires an external reference source and an external loop filter for fractional-N or integer-N operation. According to the Analog Devices ADF5610 product page, the device supports software programming through the SDP-S USB interface. The ADF5610BCCZ is suitable for engineers designing compact, high-frequency RF signal sources where integrated VCO functionality, wide tuning range, and programmable divide ratios are important. The 48-VFLGA exposed-pad package also requires careful PCB layout and thermal design to preserve RF performance and reliable operation.

詢價 聯絡我們
ADG1204YCPZ-500RL7 - ±15V/+12V 4:1 iCMOS Multiplexer, 12-LFCSP
ADG1204YCPZ-500RL7

ADG1204YCPZ-500RL7 - ±15V/+12V 4:1 iCMOS Multiplexer, 12-LFCSP

The Analog Devices ADG1204YCPZ-500RL7 is a monolithic CMOS analog multiplexer comprising four single channels in a 4:1 (SP4T) configuration, built on Analog Devices' iCMOS (industrial CMOS) modular process that combines high-voltage CMOS with bipolar technologies. The device operates from a single analog supply of ±15 V or +12 V dual analog rails, with rail-to-rail signal handling and 3 V logic-compatible digital inputs, eliminating the need for a separate VL supply rail. Housed in a 12-lead LFCSP (3x3 mm) package with an exposed pad, it delivers an on-resistance of 190 Ω typical and ultra-low 1.5 pF off source capacitance. An analog multiplexer (mux) is a precision solid-state switch that routes one of multiple analog input channels to a common output under digital control. Within the broader signal-chain hierarchy, an analog mux sits between the analog front end (sensors, instrumentation amplifiers) and the data converter (ADC), occupying the same functional niche as a relay matrix but with orders-of-magnitude faster switching and no mechanical wear. Multiplexers like the ADG1204 trade raw RF bandwidth for very high DC accuracy and charge-injection performance, which is why they dominate precision data-acquisition and sample-and-hold front ends. Key features include <1 pC charge injection when switching channels (critical for glitch-free sample-and-hold), 33 V maximum supply range, fully specified rail-to-rail operation, fully specified ±15 V/+12 V performance, and 3 V logic-compatible inputs that interface directly to modern FPGAs and microcontrollers without level shifters. iCMOS construction ensures ultralow power dissipation in a footprint compatible with portable instrumentation. The exposed pad of the LFCSP-12 package provides a low-thermal-resistance path to PCB copper, supporting reliable operation across the -40 °C to +125 °C automotive/industrial temperature range. Architecturally, the ADG1204 uses four independent NMOS transmission gates with break-before-make switching and TTL/CMOS-compatible address logic. The sub-1 pC charge injection is achieved through a proprietary switch-driver topology that cancels the gate-drain overlap charge, making the device suitable for sample-and-hold applications where channel-to-channel switching transients would otherwise corrupt the held voltage. Typical applications include precision data acquisition front ends, sample-and-hold amplifiers, automated test equipment (ATE) channel selection, audio/video signal routing, and battery-powered instrumentation where the iCMOS low-power advantage matters most. The 3x3 mm LFCSP footprint also makes it a strong fit for space-constrained multi-channel designs. When designing with the ADG1204, observe that the on-resistance of 190 Ω is not constant across the signal range - it varies with VDS and is highest near the rails. For low-distortion audio applications, keep signal amplitudes within ±5 V of mid-supply where RON flatness is best. The exposed pad must be soldered to a sufficient ground plane to keep junction temperature within spec; thermal vias to internal ground layers are strongly recommended. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found in the manufacturer datasheet alone.

詢價 聯絡我們
ADG1204YCPZ-REEL7 - ±15V 4:1 iCMOS Mux, 190Ω, 12-LFCSP | ADI
ADG1204YCPZ-REEL7

ADG1204YCPZ-REEL7 - ±15V 4:1 iCMOS Mux, 190Ω, 12-LFCSP | ADI

The Analog Devices ADG1204YCPZ-REEL7 is a low-capacitance, low-charge-injection, monolithic CMOS analog multiplexer configured as a 4:1 single-pole four-throw (SP4T) switch, with an on-resistance of 190 Ω and packaged in a 12-lead LFCSP (3 mm × 3 mm). It operates from dual ±15 V supplies or a single +12 V supply, making it suitable for industrial analog signal chains where bipolar headroom is required. An analog multiplexer (MUX) is a semiconductor switch that routes one of multiple analog input signals to a common output line under digital logic control, and it sits within the broader category tree of analog switch -> multiplexer/demultiplexer -> interface IC -> integrated circuit. The ADG1204 uses ADI's iCMOS (industrial CMOS) process, which combines high-voltage CMOS and bipolar transistors on a single die to deliver ±15 V signal swings with the low power dissipation typical of CMOS logic. Key features include ultralow charge injection (typically < 1 pC), low on-capacitance for minimal signal distortion at high frequency, fast switching speed with a bandwidth suitable for video signals, and a break-before-make action that eliminates momentary shorting between adjacent channels. The digital interface accepts standard TTL/CMOS logic levels at the A0 and A1 address pins plus an active-low EN to put the device into a high-impedance state when disabled. Architecturally, the ADG1204 integrates four independent n-channel MOSFET pass gates whose sources connect to the common D pin and whose drains terminate at the four S1–S4 pins, with logic translation circuitry ensuring that 3 V microcontroller GPIO can reliably drive the part from ±15 V analog rails. The iCMOS process also enables latch-up immunity under over-voltage transients. Typical applications include data-acquisition front ends, sample-and-hold circuits, video signal routing, ATE (automatic test equipment) pin switching, and precision instrumentation multiplexers. The wide supply tolerance allows direct interfacing to ±12 V or ±15 V op-amp outputs in industrial control loops. When designing with this device, ensure logic levels at the address pins remain within 0 V to VDD regardless of analog signal swing, and place 0.1 µF decoupling capacitors as close as possible to each supply pin. The exposed pad on the LFCSP package must be soldered to the PCB ground plane to achieve the rated power dissipation and to maintain the specified on-resistance stability. This page synthesizes distributor pricing, drop-in pin-compatible alternatives, and practical PCB design notes not found in the standalone ADI datasheet.

詢價 聯絡我們
ADG1206YCPZ-REEL7 - 16:1 iCMOS Mux, Low Cap, ±15V/12V | ADI
ADG1206YCPZ-REEL7

ADG1206YCPZ-REEL7 - 16:1 iCMOS Mux, Low Cap, ±15V/12V | ADI

The Analog Devices ADG1206YCPZ-REEL7 is a monolithic iCMOS analog multiplexer that switches one of sixteen inputs to a common output, controlled by 4-bit binary address lines A0, A1, A2, and A3, and is housed in a 32-lead LFCSP-WQ (5 mm × 5 mm) package with on-resistance of 200 Ω maximum. It is built on Analog Devices' iCMOS process technology, which combines high-voltage CMOS, bipolar, and DMOS elements to deliver ±15 V / +12 V dual supply operation with ultralow power dissipation and ESD protection. The part is supplied on a 7-inch reel (-REEL7) and is specified over the -40 °C to +125 °C extended industrial temperature range. A multiplexer (MUX) is a switching component that selects one of multiple analog input signals and forwards the chosen channel to a single output line, controlled by a digital address. MUX devices sit within the broader signal-chain hierarchy: analog switch → multiplexer → data-acquisition front-end → mixed-signal subsystem. The 16:1 configuration implemented in the ADG1206 is the single-ended counterpart to the differential 8:1 ADG1207, both built on the same iCMOS die family. Key specifications include 200 Ω on-resistance (max), 13 pF typical on-capacitance, 490 MHz -3 dB bandwidth, 75 ns tON / 85 ns tOFF transition times, and ±15 V or +12 V single-supply operation. Ultralow charge injection (typically <1 pC) and low parasitic capacitance make it well-suited for data-acquisition front-ends, sample-and-hold circuits, and precision instrumentation where minimal signal-glitch and fast settling are required. The LFCSP-WQ-32 package includes an exposed thermal pad that must be soldered to the PCB ground plane for proper thermal and electrical performance. The iCMOS architecture allows ±15 V analog signal swings while running from a low-voltage logic interface, eliminating the need for external level shifters. The latch-up-immune construction and ESD robustness exceed 4 kV HBM on the analog inputs, making the part tolerant of harsh industrial environments. Designers should note that the ADG1206YCPZ-REEL7 and the ADG1206YCPZ (tray) are the same die in different packaging media; the only difference is the carrier format (reel vs. tray) for high-volume assembly. Typical applications include automated test equipment (ATE) and switching matrices, data-acquisition systems, sample-and-hold amplifiers, medical imaging front-ends, communication system routing, and avionics signal multiplexing. The wide analog signal range and low distortion also suit audio routing and video switching designs. For battery-powered or precision portable instruments, the ultralow power dissipation (typically <0.5 µW quiescent) extends operating life. A key design consideration is the analog ground (AGND) and digital ground (DGND) pin arrangement: the LFCSP-WQ-32 package provides separate analog and digital ground pins that should be tied to a low-impedance ground plane to minimize crosstalk between the digital address lines and the analog signal path. Designers must also observe the absolute maximum analog input voltage of ±25 V with respect to AGND, even when the supplies are off, to avoid latch-up. This page synthesizes manufacturer datasheet parameters, distributor pricing as of 2026-10-06, drop-in cross-references, and practical design notes not consolidated in any single vendor listing, providing unique value beyond Digi-Key or Mouser product pages.

詢價 聯絡我們
ADG1207YCPZ - Low Cap 8-Ch ±15V iCMOS Mux | Analog Devices
ADG1207YCPZ

ADG1207YCPZ - Low Cap 8-Ch ±15V iCMOS Mux | Analog Devices

The Analog Devices ADG1207YCPZ is a monolithic iCMOS analog multiplexer integrating eight differential channels in a 32-lead LFCSP-WQ (5x5 mm) package with 200 ohm on-resistance and ultra-low 1.5 pF off capacitance. It switches one of eight differential inputs to a common differential output, addressed by a 3-bit binary code on A0, A1, and A2, and operates from dual ±5 V to ±15 V supplies or a single 12 V supply with up to 33 V total range. An analog multiplexer (mux) is a semiconductor switch that routes one of multiple analog input signals to a single output line under digital control, forming the front-end of a data acquisition system. In the hierarchy of signal-chain components, the mux sits between sensors or transducers and downstream amplifiers or converters, and as a member of the analog switch IC family it is valued for low on-resistance, low capacitance, and fast settling. The ADG1207 belongs specifically to the iCMOS process family, which combines high-voltage CMOS with sub-micron logic to achieve low power and small footprint simultaneously. Key differentiating features include less than 1 pC charge injection over the entire signal range, rail-to-rail signal handling, break-before-make switching action that prevents momentary shorting between channels, and TTL/CMOS-compatible 3 V logic inputs that interface directly to modern microcontrollers and FPGAs. The wide 33 V supply range supports industrial ±15 V systems as well as single-supply 12 V designs, and the 200 ohm on-resistance remains flat across the signal range, minimizing distortion in precision paths. The device uses iCMOS construction, an Analog Devices process technology that places a high-voltage analog transistor layer on top of a sub-micron CMOS logic layer. This allows the analog switches to handle ±15 V signals while the address decoders operate at sub-5 V CMOS levels, achieving ultralow power dissipation and latch-up immunity in a compact surface-mount package. Typical applications include data acquisition front-ends, sample-and-hold circuits, automatic test equipment (ATE) signal routing, audio and video signal switching, battery-powered instrumentation, and avionics multiplexing. The differential 8:1 architecture is particularly suited for balanced signal chains such as professional audio, instrumentation amplifiers, and isolated ADC front-ends where common-mode rejection matters. When designing with the ADG1207YCPZ, ensure the address lines are stable before VDD ramps to avoid parasitic channel selection during power-up, and place 100 nF decoupling capacitors close to each supply pin. For highest DC accuracy in low-impedance loads, select the ADG1407 family instead, since the ADG1207's 200 ohm on-resistance dominates error in sub-kohm paths. This page synthesizes distributor pricing, verified drop-in alternatives, and practical design notes not found in the standalone datasheet, giving engineers a single source for selection, sourcing, and layout guidance.

詢價 聯絡我們
ADG1208YRUZ-REEL7 - 8:1 iCMOS MUX, 16-TSSOP | Analog Devices
ADG1208YRUZ-REEL7

ADG1208YRUZ-REEL7 - 8:1 iCMOS MUX, 16-TSSOP | Analog Devices

The Analog Devices ADG1208YRUZ-REEL7 is a monolithic, single 8-to-1 analog multiplexer built on Analog Devices' iCMOS (industrial CMOS) process, packaged in a 16-pin TSSOP (YRU) with a 200 ohm on-resistance. It switches one of eight analog inputs to a common output as determined by 3-bit binary address lines A0, A1, and A2, operating from dual +/-5 V to +/-15 V supplies or a single +12 V supply across a 33 V supply range. An analog multiplexer is a semiconductor switch that routes one of multiple analog input signals to a single output line under digital control. MUXes belong to the broader category of analog switches and multiplexers, which sit under interface ICs and are essential building blocks in data acquisition (DAQ), instrumentation, audio routing, and automatic test equipment (ATE). The ADG1208's iCMOS process combines high-voltage CMOS with submicron CMOS, providing low power consumption, low on-resistance, and high switching speed in a small footprint. Key features include 200 ohm on-resistance (160 ohm per third-party sources), 5 ohm on-resistance flatness, +/-15 V dual supply operation, 1 pC charge injection, 2 pF off capacitance, 75 dB off-isolation, and 60 ns transition time. The device also offers break-before-make switching, rail-to-rail operation, 3 V logic-compatible digital inputs, and fully specified performance with +/-5 V, +5 V, +/-12 V, or +12 V supplies. The ADG1208 employs parallel CMOS switches with parasitic-junction-isolated bodies, enabling low charge injection and low capacitance. The wide supply range supports industrial signal levels up to +/-15 V while the 3 V logic interface allows direct connection to modern microcontrollers, FPGAs, and ADCs without level shifters. Typical applications include data acquisition front-ends, sample-and-hold systems, PLC analog input modules, ATE signal routing, audio/video signal switching, and battery-powered instrumentation. The TSSOP-16 footprint suits space-constrained PCB designs. When designing with the ADG1208, add 0.1 uF bypass capacitors near each supply pin and ensure unused digital address lines are tied to GND or VDD to avoid floating-state channel selection. The break-before-make architecture prevents momentary shorting between channels during switching transitions. This page synthesizes verified distributor pricing, pin-compatible drop-in alternatives, and application-specific design guidance not consolidated in the manufacturer datasheet, providing an engineering decision aid for sourcing and design-in.

詢價 聯絡我們
ADG1213YRUZ - Quad SPST iCMOS Switch, 120Ω, ±15V | Analog Devices
ADG1213YRUZ

ADG1213YRUZ - Quad SPST iCMOS Switch, 120Ω, ±15V | Analog Devices

The Analog Devices ADG1213YRUZ is a monolithic iCMOS (industrial CMOS) quad SPST (Single-Pole Single-Throw) analog switch housed in a 16-pin TSSOP (YRU) package, featuring 1 pF off capacitance, 2.6 pF on capacitance, <1 pC charge injection, and 120 Ω on resistance. It operates from ±4.5 V to ±16.5 V dual supplies or up to +12 V single supply with rail-to-rail signal handling and 33 V maximum supply range. An iCMOS switch is a monolithic CMOS device that combines high-voltage CMOS and bipolar process steps, enabling analog switches that tolerate ±15 V supplies while still allowing 3 V logic-compatible control inputs without requiring a separate V_L rail. The ADG1211/ADG1212/ADG1213 family sits in the broader hierarchy of analog switches → multiplexers → signal-chain interface ICs → mixed-signal semiconductors, and serves as a precision, low-charge-injection building block between sensitive analog front ends and higher-voltage analog signal paths. Key differentiating features include four independently selectable normally-open SPST channels (the ADG1211 is normally-open, ADG1212 normally-closed, ADG1213 contains two of each - check device grade), sub-1 pC charge injection that minimizes transient switching disturbance on sample-and-hold capacitors, and typical power consumption below 0.03 µW, making it well suited for power-sensitive multi-channel instrumentation. The 120 Ω on resistance is fully specified at ±15 V and +12 V with a flat, low-distortion characteristic across the audio band. Architecturally, the ADG1213 leverages the iCMOS process to integrate high-voltage DMOS transistors alongside low-voltage CMOS logic on a single die, eliminating the need for a logic-level shifter supply and simplifying board-level power-tree design. Each switch is independently controlled by a TTL/CMOS-compatible digital input, and all four channels exhibit matched on-resistance and ton/toff timing for synchronized multi-channel sampling. Typical applications include precision data-acquisition front ends, audio and video signal routing, automated test equipment (ATE) multiplexers, medical instrumentation, communication systems, and battery-powered multi-channel sensor switching where charge injection and input capacitance directly affect measurement integrity. When designing with this device, place 0.1 µF or larger decoupling capacitors as close as possible to the VDD and VSS pins, and keep digital control traces isolated from analog signal paths to preserve the low charge-injection and low distortion performance. The TSSOP-16 footprint is compatible with ADG1211YRUZ and ADG1212YRUZ variants for design reuse across NC/NO options. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found in the manufacturer datasheet, providing a single-source engineering reference for the ADG1213YRUZ.

詢價 聯絡我們
ADG1219BRJZ-REEL7 - ±15V/12V iCMOS SPDT Switch SOT-23-8 | Analog Devices
ADG1219BRJZ-REEL7

ADG1219BRJZ-REEL7 - ±15V/12V iCMOS SPDT Switch SOT-23-8 | Analog Devices

The Analog Devices ADG1219BRJZ-REEL7 is a monolithic iCMOS SPDT (single-pole double-throw) analog switch housed in an 8-pin SOT-23 package, featuring an active-low EN input that simultaneously disables both channels. The device is fully specified at +12 V single supply and ±15 V dual supply rails, exhibits a low 200 ohm on resistance, less than 0.5 pC charge injection over the full signal range, and 2.5 pF off capacitance, making it well-suited for precision signal-chain switching in industrial and instrumentation systems. A SPDT (single-pole double-throw) analog switch is a fundamental building block of the analog switch and multiplexer family. It routes one input signal to one of two outputs, or vice versa, using MOSFET pass transistors controlled by a logic-level input. SPDT switches sit within the broader taxonomy of analog switches -> multiplexers -> interface ICs -> signal conditioning, where they are valued for their bidirectional signal paths, near-zero quiescent current, and ability to handle rail-to-rail analog signals. The iCMOS (industrial CMOS) process used in the ADG1219 allows high-voltage bipolar swings (±15 V / 12 V) on a monolithic CMOS die, combining low power consumption with the wide dynamic range traditionally reserved for junction-isolation processes. Key features that differentiate this part include break-before-make switching action that prevents momentary shorting between channels during transitions, a low 0.6 nA maximum off leakage current at 85 °C, and 3 V to 16.5 V single-supply operation without requiring a logic-level VL supply. The 2.5 pF off capacitance and sub-1 pC charge injection make the ADG1219 well matched to data-acquisition front ends where injected charge would otherwise corrupt sample-and-hold settling. Typical application circuits include audio signal routing, ATE (automatic test equipment) channel selection, video switching, precision data-acquisition multiplexers, and battery-powered instrumentation. The enable pin simplifies power-down sequencing in multi-channel systems, allowing designers to put unused switches into a high-impedance state with a single control line. When designing with this part, place 0.1 µF decoupling capacitors close to VDD and VSS pins to suppress logic-induced transients. Because the switch is bidirectional, source and drain terminals are interchangeable, simplifying PCB layout. For applications that exceed ±15 V signals, review the absolute maximum ratings in the manufacturer datasheet. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found in the manufacturer datasheet alone.

詢價 聯絡我們
ADG1233YCPZ-REEL7 - Triple SPDT Analog Switch | Analog Devices
ADG1233YCPZ-REEL7

ADG1233YCPZ-REEL7 - Triple SPDT Analog Switch | Analog Devices

The ADG1233YCPZ-REEL7 is a monolithic iCMOS® analog switch from Analog Devices, integrating three independently selectable single-pole, double-throw (SPDT) switches in a compact 16-lead LFCSP-VQ (4x4 mm) package. It operates over a wide supply range of ±15 V or +12 V, with a low on-resistance of 120 Ω (typical) and ultra-low capacitance of 1.5 pF off capacitance, making it ideal for high-performance signal routing in precision instrumentation, audio, and data acquisition systems. An analog switch is a semiconductor device that selectively connects or disconnects an analog signal path under digital control. It is a fundamental building block in signal routing, multiplexing, and sample-and-hold circuits. The ADG1233 belongs to the family of analog switches and multiplexers, which are part of the broader category of interface ICs and signal conditioning components. Its iCMOS® (industrial CMOS) process technology ensures low power consumption and high voltage handling, bridging the gap between traditional CMOS and higher-voltage bipolar processes. Key features include break-before-make switching action, which prevents momentary shorting when switching channels, and an EN input that enables or disables the entire device. The switch is fully specified with 3 V logic-compatible inputs, allowing direct interface with low-voltage digital controllers. Rail-to-rail operation ensures minimal signal distortion across the full supply range. The 1.5 pF off capacitance and 0.5 pC charge injection minimize signal degradation in high-frequency and precision applications. The ADG1233 utilizes a proprietary iCMOS® process that combines the advantages of high-voltage CMOS with low power dissipation. This architecture enables the device to handle ±15 V supplies while maintaining low leakage currents and fast switching speeds. The break-before-make action is implemented through internal timing circuitry, ensuring reliable channel isolation during transitions. The device is available in a 16-lead LFCSP-VQ package, which offers excellent thermal performance and a small footprint for space-constrained designs. Typical applications include audio signal routing, precision data acquisition systems, automatic test equipment (ATE), and medical instrumentation. The low capacitance and charge injection make it particularly suitable for high-speed analog signals, while the wide supply range accommodates both bipolar and single-supply designs. The EN pin provides a convenient means of power-down or signal isolation in multi-channel systems. When designing with the ADG1233, ensure that the digital control signals are within the specified logic thresholds and that the supply voltages are properly decoupled with 0.1 µF capacitors close to the VDD and VSS pins. The break-before-make feature eliminates the need for external timing circuits, but the user should verify that the switching time meets system requirements.

USD $12.89 聯絡我們
ADG1236YCPZ-500RL7 - Dual SPDT ±15V iCMOS Analog Switch | ADI
ADG1236YCPZ-500RL7

ADG1236YCPZ-500RL7 - Dual SPDT ±15V iCMOS Analog Switch | ADI

The Analog Devices ADG1236YCPZ-500RL7 is a low-capacitance, low-charge-injection dual SPDT (single-pole double-throw) analog switch fabricated on the iCMOS process, offering a 33 V supply range, 1 pC charge injection, and 1.3 pF off capacitance in a 12-lead LFCSP (3 mm x 3 mm) package. An analog switch is an electronic component that routes or blocks analog signal paths under digital control. Within the signal-chain hierarchy, it belongs to the multiplexer/switch family of interface ICs, sitting between sensors or signal sources and amplifiers, ADCs, or measurement front ends. SPDT switches route one common terminal to one of two throw terminals, enabling source selection, gain-range switching, and redundant-path switchover in precision systems. Key features include 1.3 pF off capacitance and 3.5 pF on capacitance, which minimize signal distortion in high-frequency and capacitive-sensitive nodes, and 1 pC charge injection that reduces glitches when switching precision sample-and-hold or integrator circuits. The 33 V supply range supports +/-15 V dual-supply and 12 V single-supply operation, and the iCMOS process combines high-voltage CMOS and bipolar technologies for industrial-grade robustness. Logic inputs are 3 V logic-compatible and no VL supply pin is required, simplifying interfacing with low-voltage controllers. Technically, the iCMOS process allows high-voltage analog handling with low-voltage digital control, so the switch blocks up to +/-15 V signals while the control logic accepts standard 3.3 V or 5 V levels. The monolithic CMOS construction ensures low power and matched switch behavior across both SPDT channels, which switch independently for flexible routing. Typical applications include automated test equipment (ATE) signal routing, data-acquisition channel selection, precision sample-and-hold circuits, and industrial instrumentation where large-swing signals meet low-glitch switching requirements. Design consideration: on resistance is approximately 120 ohm typical (190 ohm maximum per DigiKey listing), so account for Ron flatness and voltage drop in high-impedance or precision-gain paths. This page synthesizes distributor pricing, drop-in alternative analysis, and practical design notes not found in the manufacturer datasheet, with data verified as of 2026-09-10.

詢價 聯絡我們
ADG1408YRUZ - 8:1 CMOS Analog Multiplexer | Analog Devices
ADG1408YRUZ

ADG1408YRUZ - 8:1 CMOS Analog Multiplexer | Analog Devices

The Analog Devices ADG1408YRUZ is an 8:1 CMOS analog multiplexer with a maximum on-resistance of 4.7 ohms at 25°C, continuous current up to 190 mA, and 3 V-compatible logic inputs in a 16-lead TSSOP package. It switches one of eight inputs to a common output according to three binary address lines, A0, A1, and A2. An analog multiplexer is an analog switch network that connects one selected source channel to a shared destination. In the ADG1408, eight single-ended inputs are multiplexed onto one output. The address inputs control the selected path, while the common output provides a compact way to route signals in test equipment, data-acquisition systems, relay-replacement circuits, and audio/video equipment. This places the device in the interface IC hierarchy: analog switch → multiplexer → signal-routing IC. Key features include a maximum on-resistance of 4.7 ohms, on-resistance flatness of 0.5 ohm, rail-to-rail operation, and break-before-make switching. The manufacturer lists operation across ±15 V, +12 V, and ±5 V supplies, plus compatibility with 3 V logic inputs. These features make the ADG1408 suitable for systems that require controlled switching of bipolar or low-voltage signals while maintaining defined break-before-make behavior. The ADG1408YRUZ is specified in a 16-lead TSSOP package. Its 4.7-ohm maximum on resistance and 190-mA continuous-current capability provide useful performance for precision signal routing, although insertion loss and settling behavior depend on the source impedance, load, signal frequency, supply voltage, and layout. The 0.5-ohm on-resistance flatness helps minimize resistance variation across the selected switch network. Typical applications include relay replacement, audio and video routing, automatic test equipment, data-acquisition systems, and signal-path multiplexing. The break-before-make action is particularly useful where briefly connecting two externally driven sources is undesirable. For high-speed or high-impedance systems, engineers should evaluate switch capacitance, off leakage, charge injection, and clock timing in the complete signal path. The principal design consideration is ensuring that address transitions do not create an undesirable transient at the common output. Use the manufacturer-recommended supply bypassing, keep routing short, and account for the TSSOP footprint and pin orientation. This page combines the verified manufacturer and distributor information with engineering-oriented application guidance and sourcing details.

詢價 聯絡我們
ADG1408YRUZ-REEL7 - 8:1 iCMOS Mux, 4.7Ω Ron, 16-TSSOP | ADI
ADG1408YRUZ-REEL7

ADG1408YRUZ-REEL7 - 8:1 iCMOS Mux, 4.7Ω Ron, 16-TSSOP | ADI

The Analog Devices ADG1408YRUZ-REEL7 is a monolithic iCMOS analog multiplexer that switches one of eight inputs to a common output, controlled by a 3-bit binary address (A0, A1, A2), housed in a 16-pin TSSOP (Y) package supplied on a 7-inch reel. It provides a typical on resistance (Ron) of 4.7Ω and a maximum Ron of approximately 5Ω across the specified signal range. An analog multiplexer (mux) is an analog switch array that time-multiplexes multiple analog input signals onto a single output line, allowing a microcontroller or ADC to sequentially sample many channels using only one ADC input. In the broader hierarchy, the ADG1408 belongs to the analog switch family, itself a subset of signal routing and interface ICs. The iCMOS (industrial CMOS) process used by Analog Devices combines high-voltage bipolar, CMOS, and DMOS transistors on a single die, enabling ±15 V / +12 V / ±5 V dual-supply operation while keeping leakage and Ron low. Key differentiating specifications include a 4.7Ω typical on-resistance, ±15 V dual-supply tolerance, low power consumption, latch-up proof construction, and break-before-make switching that prevents momentary shorting of input channels during channel transitions. The 3-bit binary address logic allows a simple GPIO or decoder to drive selection. The iCMOS architecture delivers high voltage tolerance with low Ron and low charge injection, making the ADG1408 suitable for industrial process control, instrumentation, and audio routing. Unlike low-voltage CMOS muxes (e.g., 4051-family parts limited to ~5 V), the iCMOS process lets designers route ±10 V or ±15 V signals directly without external level shifting. Typical applications include industrial process control PLCs, multi-channel data acquisition (DAQ) front-ends, audio/video signal routing, ATE (automatic test equipment) pin switching, and medical monitoring multiplexers. It is commonly paired with 16/18-bit ADCs to expand channel count. A key design consideration is supply sequencing: while iCMOS parts tolerate standard supplies, designers should add 100 nF decoupling close to VDD/VSS and consider ESD protection on field-side inputs. Break-before-make behavior eliminates cross-couples but limits simultaneous-channel sampling, so for simultaneous sampling use a per-channel amplifier + SAR front-end instead. This page synthesizes distributor pricing, drop-in alternatives in the same 16-TSSOP footprint, and practical design notes not found in the manufacturer datasheet alone.

詢價 聯絡我們
ADG1411YCPZ-REEL7 - Quad SPST 1.8Ω Switch iCMOS | ADI
ADG1411YCPZ-REEL7

ADG1411YCPZ-REEL7 - Quad SPST 1.8Ω Switch iCMOS | ADI

The Analog Devices ADG1411YCPZ-REEL7 is a monolithic CMOS device containing four independently selectable single-pole single-throw (SPST) switches fabricated on ADI's iCMOS (industrial CMOS) process. The device features 1.8 Ω typical on-resistance, ±4.5 V to ±16.5 V dual-supply operation (or up to 12 V single-supply), 1.5 Ω on-resistance flatness, and is housed in a 16-lead LFCSP-VQ (4x4 mm) package. The four switches are normally-open (NO) types, sharing a common logic supply pin that interfaces directly to TTL and CMOS logic levels. An analog switch IC is a solid-state semiconductor device that uses MOSFET transistors to route analog signals between input and output terminals under digital control. SPST (single-pole single-throw) switches form the foundational building block of signal routing hierarchies: SPST -> SPDT -> multiplexer -> switch matrix -> signal chain. Analog switches sit at the boundary between the analog signal domain (where high linearity, low distortion, and low leakage are required) and the digital control domain (where logic-level compatibility is mandatory), making them essential in test equipment, instrumentation, data acquisition, and communication systems. Key specifications include a 1.8 Ω on-resistance (RON), 0.5 Ω channel-to-channel matching, 5 pC charge injection per switch transition, a -3 dB bandwidth of 115 MHz, and a turn-off isolation/break-before-make timing of 30 ns typical. The device operates from -40 °C to +125 °C extended industrial temperature range, drawing a quiescent supply current of typically 1 nA. The LFCSP-VQ-16 package integrates an exposed thermal pad that drops the junction-to-ambient thermal resistance to 33 °C/W on a standard JEDEC 4-layer board. The iCMOS architecture combines high-voltage CMOS transistors with submicron lateral bipolar structures on the same die, enabling analog signals up to ±16.5 V in a footprint that would otherwise require a larger 28 V bipolar process. This allows the ADG1411 to directly handle industrial-level signals without external level shifting, while still presenting logic inputs that are 1.8 V CMOS- and TTL-compatible. The break-before-make switching architecture prevents momentary shorting of signal sources during transitions. Typical applications include automated test equipment (ATE) pin electronics, precision data acquisition front-ends, audio/video signal routing, medical instrumentation multiplexing, industrial process control input switching, communication system gain-stage switching, and battery-powered portable instrumentation where the nanoampere quiescent current extends battery life. When designing with this part, place the exposed pad (pin 0) on a continuous copper ground plane with at least 16 thermal vias for heat extraction; bypass both VDD and VSS with 0.1 μF ceramic capacitors placed within 50 mm of the supply leads to control digital switching transients. Unused logic inputs must be tied to GND or VDD - never left floating - to prevent spurious channel activation. This page synthesizes distributor pricing from DigiKey, Mouser and Arrow, parameter-accurate drop-in alternatives, and practical PCB layout notes not found in the manufacturer datasheet.

詢價 聯絡我們
ADG1434YRUZ-REEL7 - Quad SPDT 4.7Ω iCMOS Switch | ADI
ADG1434YRUZ-REEL7

ADG1434YRUZ-REEL7 - Quad SPDT 4.7Ω iCMOS Switch | ADI

The Analog Devices ADG1434YRUZ-REEL7 is a monolithic industrial CMOS (iCMOS®) analog switch integrating four independently selectable single-pole, double-throw (SPDT) channels in a 20-pin TSSOP package. Each channel exhibits a maximum 4.7 Ω on-resistance, 0.5 Ω on-resistance flatness, and rail-to-rail signal handling, all specified for ±15 V, +12 V, and ±5 V dual or single-supply operation. The 33 V supply maximum rating provides substantial transient headroom for industrial bus and instrumentation signal chains. An analog switch, sometimes called a CMOS switch or a bilateral switch, is a solid-state device that uses MOSFET transistors to pass or block analog signals with near-zero quiescent current. Analog switches sit hierarchically below multiplexers (MUX), which combine multiple switches with channel-selection logic, and belong to the broader Interface IC family that bridges real-world analog signals and digital control. Within this taxonomy, the ADG1434 specifically occupies the multi-channel SPDT niche — useful for signal routing, gain switching, sample-and-hold multiplexing, and audio/video signal steering where four channels are required. Key features include break-before-make switching action that prevents momentary shorting when channels change state, fully specified 3 V logic-compatible digital inputs for direct microcontroller interface without level shifters, and a TTL/CMOS-compatible enable input (active low) on selected package variants. The part achieves low power consumption suitable for battery-influenced portable systems while tolerating the bipolar supply rails demanded by precision analog front ends. The integrated iCMOS process enables the combination of high voltage tolerance, low on-resistance, and small TSSOP footprint that discrete relay or opto-isolated solutions cannot match. Typical applications include precision data-acquisition front ends, industrial process-control multiplexers, PLC analog input modules, instrumentation signal switching, medical monitoring routing, automated test equipment (ATE) channel selection, and audio/video signal routing in broadcast or studio equipment. The 4.7 Ω typical on-resistance and low charge injection make it suitable for 16-bit and lower-precision systems where signal-fidelity errors from RON contribute minimally to overall measurement uncertainty. When designing with this part, ensure logic inputs are driven with clean CMOS levels and that the analog signal range stays within both supply rails plus a small margin. Use adequate PCB ground copper and bypass the supply pins with 100 nF ceramic capacitors placed close to the package. The TSSOP-20 footprint is shared across the ADG1433 (3-channel), ADG1434 (4-channel), and ADG1436/ADG1439 families, enabling layout reuse across design variants. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found in the manufacturer datasheet alone.

詢價 聯絡我們