What the Volvo-NVIDIA door-to-door driving expansion means for next-gen ADAS silicon
Volvo pairs NVIDIA Hyperion, Halos OS, and the Alpamayo stack for eyes-off driving, but no chip model, launch date, or regulatory path has been disclosed yet.
今日有何變化、對您的 BOM 有何影響,以及值得關注的重點。每項事實陳述皆可追溯至其來源;我們自身的分析會另行標示並區隔。
EN · 單一語言 編輯政策
Volvo pairs NVIDIA Hyperion, Halos OS, and the Alpamayo stack for eyes-off driving, but no chip model, launch date, or regulatory path has been disclosed yet.
GE Vernova's Electrification backlog has ballooned to $45B from $6B in 2021, with new Venture Global reservations covering transformers and GIS for up to 21 power islands.
Q4 2026 buyer guide: PTFE resin systems anchor next-generation AI boards while ABF substrate capacity flips from oversupply to a 48–52 week backlog.
CXMT outlines a 4F2 cell DDR5 RDIMM launch by end-2026, pre-dating Samsung's reported 2028 mass production window. Yield, EUV access and server qualification remain open questions.
Power Integrations and Ideal Power combine 1700 V InnoMux-2 ICs with B-TRAN bidirectional switches into a self-powered solid-state circuit breaker for 800 VDC AI data center racks.
Reported packaging and testing price increases of 10–30%, ASE capex jumping 60% to $8.5 billion, and Sigurd, KYEC and SPIL running near full utilization reshape sourcing for AI ASICs, HBM and CoWoS lines.
S&P lifts Kioxia to BBB on surging NAND prices and AI-driven data center demand. Buyers and design engineers should watch LTAs, capex, and Chinese supply.
Producer prices for switchgear and cable are up sharply and engineered-equipment lead times now stretch past 100 weeks. XAIPART breaks down the cost stack and sourcing options.
Mainland China Q3 tool purchases hit $13.8bn; domestic share climbs as etch, CMP and deposition lead times from AMEC, Piotech undercut overseas suppliers.
Gore combines its membrane with Vernay valve tech into MultiVent, rated at 1,200 L/h airflow and 50 L/s thermal-runaway evacuation from a single pack wall cutout.
STMicroelectronics detailed the STM32C5, a 144 MHz Cortex-M33 MCU with 1 MB flash and sub-80 µA/MHz dynamic draw, aiming at cost-sensitive low-power designs.
ST opens its STM32Cube Innovation Challenge for the STM32C5, with €5,000 in prizes and a new HAL2/CubeMX2 toolchain that introduces breaking changes requiring code migration.