产品(39,000+)

EFM8UB20F64G-B-QFN32 - 48MHz USB 8051 MCU, 64KB Flash | Silicon Labs
EFM8UB20F64G-B-QFN32

EFM8UB20F64G-B-QFN32 - 48MHz USB 8051 MCU, 64KB Flash | Silicon Labs

The Silicon Labs EFM8UB20F64G-B-QFN32 is a USB-capable 8-bit CIP-51 (8051-compatible) microcontroller from the EFM8 Universal Bee family, operating at 48 MHz with 64 kB on-chip Flash and 4 kB RAM, housed in a 32-pin QFN (5x5 mm) package. It integrates a USB 2.0 full-speed device controller, 25 digital I/O pins, six 16-bit timers, and a five-channel Programmable Counter Array (PCA) for PWM and timing functions, plus a 10-bit differential ADC with 20 input channels. The 'B' temperature grade variant supports an operating range of -40C to +105C, making it suitable for industrial and consumer USB HID, CDC, and composite device designs. An 8-bit microcontroller (MCU) is an integrated circuit containing a CPU, program memory (Flash), data memory (RAM), and programmable I/O peripherals on a single die. The 8051 architecture, originally introduced by Intel in 1980, remains one of the most widely deployed MCU cores due to its compact code density, deterministic interrupt response, and low cost. The CIP-51 core implemented in EFM8UB2 devices executes most instructions in 1-2 system clocks at 48 MHz, giving 8051-class peripherals performance comparable to many 16-bit cores while preserving the 8051 instruction set for code reuse. Key features of the EFM8UB20F64G-B-QFN32 include an integrated USB 2.0 full-speed (12 Mbps) PHY and transceiver that eliminates the need for external USB components, a 10-bit 200 ksps SAR ADC with 20 channels and true differential inputs for sensor measurements, and two on-chip low-current analog comparators with adjustable reference. The device supports I2C, SPI, and UART serial interfaces, an external memory interface (EMIF), and a four-channel DMA controller that offloads data movement between peripherals and RAM. The EFM8UB2 architecture uses a pipelined CIP-51 core with a peak throughput of 48 MIPS at 48 MHz, and the device offers multiple low-power modes - including a 0.1 uA typical stop-mode current with full RAM retention - that make it well-suited to USB bus-powered and battery-powered applications. The integrated USB peripheral includes an on-chip 3.3V LDO regulator and 1.5 kOhm pull-up resistors, simplifying USB bus-powered designs to a minimum external BOM. Typical applications include USB HID input devices such as keyboards, mice, and game controllers, USB-to-UART bridge dongles, USB CDC virtual COM ports, USB composite devices combining HID + CDC, USB charging-port controllers, and industrial sensor interfaces with USB diagnostics. The wide temperature grade and integrated USB also fit point-of-sale (POS) terminals, barcode scanners, and laboratory instrumentation front panels. When designing with the EFM8UB20F64G-B-QFN32, ensure that VBUS sensing is correctly wired to the VBUS pin and that the D+ and D- lines use 90 ohm differential routing per USB 2.0 signal-integrity guidelines. Use the on-chip LDO output (VDD) to power external pull-up resistors rather than routing 5 V VBUS directly to logic-level pins. The internal 5 V tolerant I/O allows direct interfacing with USB VBUS signals without external level shifters. This page synthesizes current distributor stock and pricing, same-family drop-in variants, and practical design guidance for the USB-capable EFM8UB2 family - information not consolidated in any single manufacturer datasheet.

询价 联系我们
EFM8UB20F64G-B-QFN32R - 48MHz 8051 USB MCU, 64kB Flash | Silicon Labs
EFM8UB20F64G-B-QFN32R

EFM8UB20F64G-B-QFN32R - 48MHz 8051 USB MCU, 64kB Flash | Silicon Labs

The Silicon Labs EFM8UB20F64G-B-QFN32R is a high-performance 8-bit Universal Bee microcontroller built on the pipelined CIP-51 8051 core, operating at 48 MHz with 64 kB Flash and 4 kB RAM in a 32-pin QFN (5x5 mm) package. It integrates a full-speed USB 2.0 controller, 25 digital I/O pins, six 16-bit timers, five PCA channels, and a 10-bit differential ADC with multiple channels. The -B temperature grade targets -40C to +85C operation, while the -R suffix denotes Tape and Reel packaging for high-volume assembly. A Universal Bee 8-bit MCU is a small-form-factor microcontroller that combines a legacy-compatible 8051 instruction set with modern peripherals such as USB, I2C/SMBus, SPI, and UART. It belongs to the broader category of embedded microcontrollers, which sit below microprocessors and microprocessors with caches in the system hierarchy: microcontroller -> embedded controller -> IC. Universal Bee parts specifically target cost-sensitive USB-enabled applications where 8-bit density, deterministic interrupt response, and USB 2.0 full-speed (12 Mbps) connectivity outweigh the throughput of 32-bit Cortex-M0/M0+ alternatives. Key features of the EFM8UB20F64G-B-QFN32R include the USB 2.0 full-speed device controller with on-chip transceiver, a 10-bit 200 ksps differential SAR ADC, two on-chip low-current analog comparators with adjustable reference, brown-out reset and supply supervisor, and a hardware cipher engine for AES-128. The 32-QFN package measures 5x5 mm with an exposed pad for low thermal impedance. The device supports 2.7 V to 5.25 V supply, making it directly compatible with battery and USB bus-powered designs. Typical applications for this part are USB HID peripherals (keyboards, mice, game controllers), USB-to-UART bridges, USB CDC virtual COM ports, industrial sensor interfaces, and low-cost consumer appliances needing USB connectivity. The combination of 64 kB code space and USB in a compact 32-QFN makes it especially attractive for space-constrained dongles and wearables. When designing with this MCU, reserve the exposed pad (EP) for a continuous ground plane and connect it to GND through at least four thermal vias. Add a 1 uF and a 100 nF decoupling pair as close as possible to the VDD pin. The USB D+/D- traces must be 90 ohm differential, length-matched within 150 mil, and routed over a continuous ground reference for impedance control. This page synthesizes distributor pricing, drop-in alternatives from the same EFM8UB2 family, and practical design notes that go beyond what is in the manufacturer datasheet alone.

询价 联系我们
EL1881CSZ-T7 - Video Sync Separator 8-SOIC | Renesas
EL1881CSZ-T7

EL1881CSZ-T7 - Video Sync Separator 8-SOIC | Renesas

The Renesas Electronics EL1881CSZ-T7 is a monolithic video sync separator IC manufactured using a high-performance analog CMOS process that extracts timing information from standard and non-standard composite video inputs. The device accepts input from NTSC, PAL, and SECAM video formats, supports supplies from 5V (typical), and delivers composite sync, vertical sync, burst/back porch timing, and odd/even field detection outputs from an 8-pin SOIC (0.154" / 3.90 mm) package with a tape-and-reel shipping format. What is a video sync separator? A video sync separator is a type of analog interface IC in the broader family of video processing ICs that slice the synchronization pulses from the composite video waveform, allowing downstream timing circuits to reconstruct line- and field-rate clocks. In the hierarchy video sync separator -> video processing IC -> interface IC -> integrated circuit, these devices sit between the analog video front end and the digital video processor, providing the timing reference that determines where each scan line begins and ends. Key features of the EL1881CSZ-T7 include a fixed 70 mV sync-tip slicing threshold, support for non-standard video with input amplitudes as low as 0.5 Vp-p, and outputs for composite sync, vertical sync, burst/back porch timing, and odd/even field identification. The fixed slicing level provides stable sync-edge detection even when the input signal amplitude varies, eliminating the need for external slicing adjustment. The IC operates from a single 5 V rail with lower supply current than the industry-standard LM1881, making it suitable for power-sensitive designs. The EL1881CSZ-T7 is built on a CMOS process that combines analog signal conditioning with the low power consumption typical of CMOS. Its coupling flexibility allows operation with both AC- and DC-coupled video sources, and it extracts timing from non-standard formats that would defeat traditional sync slicers. The device is specified for the commercial operating temperature range and is shipping in production today from authorized Renesas distributors. Typical applications include broadcast and consumer video equipment, video capture and editing systems, surveillance and security camera signal conditioning, industrial video inspection systems, and legacy analog TV and DVD player signal paths. The EL1881CSZ-T7 is also used in video format converters where the sync must be regenerated for downstream digitizers. When designing with the EL1881CSZ-T7, AC-couple the video source to the device input and place bypass capacitors close to the supply pin. Ensure that the input signal amplitude is at least 0.5 Vp-p to guarantee valid sync-tip detection. The sync outputs are TTL-compatible and can drive standard digital logic directly without level shifting. This page synthesizes distributor pricing from Renesas authorized channels, drop-in alternatives including the industry-standard LM1881, and practical design notes that complement - and extend - the manufacturer datasheet.

询价 联系我们
EL4340 - 500MHz Triple 2:1 Mux Video Amplifier | Renesas
EL4340

EL4340 - 500MHz Triple 2:1 Mux Video Amplifier | Renesas

The Renesas EL4340 is a 500 MHz triple, fixed-unity-gain, 2:1 multiplexing amplifier (mux amp) engineered for high-speed video switching and RGB routing applications. Housed in a 24-pin QSOP (24-QSOP, IUZ suffix) package, the device integrates three independent 2:1 input multiplexers feeding three fixed-gain of 1 output buffers, supporting RGB/YPbPr/1080p/UXGA video formats with minimal channel-to-channel skew. Key features include 500 MHz small-signal bandwidth at -3 dB, an 800 V/us slew rate (typical), a high-impedance output disable (HIZ) state that allows multiple device outputs to be wire-OR'd onto a shared output bus, and a per-channel ENABLE (power-down) pin that drops quiescent current in unselected channels for power-sensitive portable video designs. Output drive supports 2 Vp-p into 150 ohm back-terminated video loads. Internally the EL4340 uses a current-feedback architecture with three matched transimpedance input stages and high-speed complementary output stages. The unity-gain buffer simplifies board layout by eliminating feedback components, while the integrated 2:1 input mux eliminates the need for external mechanical or relay switching. Each channel has independent logic inputs (INA0/INA1, INB0/INB1, INC0/INC1) plus HIZ and EN control lines, allowing flexible source selection for triple-channel video systems. Typical applications include RGB video routers, video-on-demand switches, A/V receivers, projectors, broadcast studio equipment, surveillance systems, and digital signage. The HIZ and EN features make it especially attractive for large matrix switches where outputs of multiple EL4340 devices are bussed together. The wide supply range (single 5V or +/-5V) supports both portable and AC-powered systems. When designing with the EL4340, keep the analog input traces matched in length and impedance (75 ohm typical for video) and place 0.1 uF decoupling capacitors within 5 mm of each supply pin. Use 75 ohm back-termination at the output when driving long cable runs to absorb reflections. Drive ENABLE high only when the channel is active to minimize total system power.

询价 联系我们
EL4543 - Triple Differential Twisted-Pair Driver | Renesas
EL4543

EL4543 - Triple Differential Twisted-Pair Driver | Renesas

The Renesas EL4543 is a high-bandwidth triple differential amplifier with integrated encoding of video sync signals, housed in either a 24-pin QSOP or 20-pin QFN package. It delivers three matched differential line drivers optimized for twisted-pair video transport (UTP/STP), with bandwidth sufficient for SDTV, EDTV, and HDTV video formats. The common-mode input range extends all the way to the negative rail, enabling ground-referenced signalling in single-supply applications from +5 V or +3.3 V rails without level shifting. A differential line driver is an amplifier that converts a single-ended input into two complementary outputs whose voltage difference carries the signal; this architecture rejects common-mode noise picked up along a transmission cable, which is critical for long twisted-pair runs in security and pro-AV installations. As a member of the video amplifier family (differential amplifier -> video amplifier -> analog interface IC -> signal chain IC), the EL4543 integrates sync encoding that overlays horizontal and vertical sync information onto the common-mode voltage of the differential pair, allowing the receiver to recover timing from any conductor of the pair. Key features include three fully differential output channels, an integrated sync encoder that maps composite sync onto the common-mode level, support for single-ended or differential input signals, and ground-referenced input common-mode range to the negative rail. The high bandwidth enables clean reproduction of component video (YPbPr) and RGB signals over Cat5/Cat6 cabling with minimal crosstalk between the three pairs. Typical applications include CCTV camera-to-DVR transmission over UTP, KVM extenders, RGB video over Cat5 distribution systems, and studio video routing over twisted-pair infrastructure. Compared with discrete line-driver implementations, the EL4543 replaces multiple op-amps, sync insertion circuits, and bias networks, reducing PCB area and BOM cost while improving channel-to-channel matching. When designing with the EL4543, choose between the QSOP (EL4543IUZ) and QFN (EL4543ILZ) package based on assembly preference; both share electrical characteristics. Maintain a clean +5 V analog supply with adequate decoupling (1 µF + 0.1 µF) at each supply pin, and provide 75 Ω cable-side termination at each differential output to match characteristic impedance. This page synthesizes distributor stock, parametric comparisons with alternative triple differential drivers, and practical PCB layout guidance not collated in the manufacturer datasheet.

询价 联系我们
EL4543IUZ - Triple Differential Twisted-Pair Video Driver | Renesas
EL4543IUZ

EL4543IUZ - Triple Differential Twisted-Pair Video Driver | Renesas

The Renesas EL4543IUZ is a high-bandwidth triple differential amplifier with integrated common-mode sync encoding, designed as a twisted-pair video line driver, supplied in a 24-lead QSOP package rated from -40C to +85C. A differential line driver is an amplifier stage that converts a single-ended or differential input signal into a balanced differential output pair suitable for transmission over twisted-pair or coaxial cable. Within the signal-chain hierarchy, it sits between a video source (encoder, GPU, camera sensor output) and the cable plant, complementing a differential receiver at the far end. Balanced transmission rejects common-mode noise picked up on the cable, which is why differential line drivers are the standard solution for long video links in KVM extenders, industrial displays, and automotive video systems. Key features of the EL4543 include three fully differential high-speed amplifier channels capable of handling high-resolution composite video, integrated encoding of video sync signals onto the common-mode of the output pairs (eliminating a separate sync channel and reducing cable count), and an input common-mode range that extends all the way to the negative rail. That rail-to-negative common-mode capability permits simple ground-referenced input termination in single-supply systems, removing the need for input level-shifting circuitry. The part accepts inputs in either single-ended or differential form, giving designers flexibility at the source interface. Technically, each channel drives a twisted pair with a balanced output whose sync information rides on the common-mode voltage, so a standard differential receiver with common-mode detection can recover both video and timing. Integrating three channels plus sync encoding in one IC delivers significant system cost savings versus discrete line-driver alternatives, per the manufacturer datasheet, cutting BOM count, board area, and channel-to-channel skew. Typical applications include KVM and video extender transmitter boards, driving high-resolution video over Cat5-class twisted pair, security camera video distribution, and industrial display links where sync and video must share one cable run. A key design consideration is supply decoupling and output termination: differential drivers require tight layout around each output pair and correct cable-side termination to preserve return-loss and minimize radiated emissions at video frequencies. This page adds value beyond the datasheet by compiling drop-in part variants, pricing tiers, design notes, and application guidance sourced from Renesas and distributor data.

询价 联系我们
EL5160 - 200MHz Low-Power Current Feedback Amplifier | Renesas
EL5160

EL5160 - 200MHz Low-Power Current Feedback Amplifier | Renesas

The Renesas EL5160 (originally Intersil) is a single low-power current-feedback operational amplifier delivering a wide -3dB bandwidth of 200MHz while drawing only 0.75mA of supply current per amplifier, housed in a 6-lead SOT-23 or 8-lead SOIC package operating over the industrial -40C to +85C temperature range. A current-feedback amplifier (CFA) is a type of operational amplifier whose architecture senses error current rather than error voltage at its input stage. In the power-management and signal-chain hierarchy, the CFA sits under the amplifier family alongside voltage-feedback op amps, but its closed-loop bandwidth is largely set by the feedback resistor rather than the gain-bandwidth product, allowing the EL5160 to maintain near-constant 200MHz bandwidth across useful gain settings. Key differentiating specifications include the 200MHz -3dB bandwidth, an extremely low 0.75mA supply current per amplifier, and an enable function (EL5160 variant) that permits power savings in multiplexed or strobed video signal paths. The output stage is capable of driving 50-ohm loads toward both supply rails, which is unusual for a micropower amplifier and simplifies direct drive of video cables and monitor inputs. Architecturally, the current-feedback topology yields high slew rate and fast settling without the classic gain-bandwidth trade-off of voltage-feedback designs. The family also includes the EL5161 (single, no enable), EL5260/EL5261 (dual) and EL5360 (quad), letting designers scale channel count while reusing the same 200MHz/0.75mA performance envelope. Typical applications include high-speed video signal distribution, CRT/LCD monitor front ends, video switching and buffering, and portable or battery-powered instrumentation where the 0.75mA quiescent draw extends battery life. Design considerations: because bandwidth depends on the feedback resistor, use the datasheet-recommended RF value; deviations directly shift the -3dB corner and peaking behavior. This page synthesizes verified manufacturer datasheet content, family cross-references, applications guidance and pricing context not consolidated in the Renesas datasheet alone.

询价 联系我们
EL5306 - Triple 350MHz Fixed Gain Amplifier | Renesas
EL5306

EL5306 - Triple 350MHz Fixed Gain Amplifier | Renesas

The Renesas EL5306 (originally Intersil) is a triple 350MHz fixed gain amplifier with enable function, operating from a single 5V to 12V supply (or dual supplies from ±2.5V to ±5V) at just 1.5mA per amplifier supply current, housed in a 16-lead SOIC or QSOP package. A fixed gain amplifier is a type of high-speed voltage feedback amplifier in which the gain-setting network is internal, eliminating external gain resistors and the layout parasitics and tolerance errors they introduce. Within the signal-chain hierarchy, it sits between general-purpose op amps and dedicated video buffers, and belongs to the broader family of high-speed amplifiers and analog signal conditioning ICs. Key features include a 350MHz bandwidth tuned for high-speed video and monitor applications, internal gain-setting resistors configurable in gains of +1, -1 or +2, a power-saving enable/disable function that reduces supply current to 25uA typical per amplifier, and very low differential gain and phase of 0.02% and 0.04 degrees while driving 150 ohm loads at a gain of 2. Technically, the EL5306 uses special internal circuitry that reduces the variation of output impedance with output current, which directly delivers the excellent dG/dP video performance. Its low 1.5mA per-amplifier supply current combined with 350MHz bandwidth makes it well suited to portable, handheld, and battery-powered equipment, per the manufacturer datasheet. The device operates over the industrial temperature range to +85C. Typical applications include high-resolution video signal distribution in monitors, video line driving, and multi-channel high-bandwidth signal conditioning in portable test and communication equipment. A key design consideration: the amplifier is specified for supply spans of at least 5V and up to 11V; operate it within 5V to 10V single-supply or ±2.5V to ±5V dual-supply to maintain rated bandwidth and video performance. This page synthesizes verified datasheet parameters, application guidance, and drop-in alternative analysis not found on standard distributor product pages.

询价 联系我们
EMC5R0N - 16GB Industrial eMMC 5.1 pSLC | Silicon Power
EMC5R0N

EMC5R0N - 16GB Industrial eMMC 5.1 pSLC | Silicon Power

The Silicon Power EMC5R0N is a 16 GB industrial-grade embedded MultiMediaCard (eMMC) 5.1 device using pSLC (pseudo-SLC) NAND technology, delivering up to 30,000 program/erase (P/E) cycles for write-intensive industrial workloads. Packaged in a compact 153-ball FBGA form factor, the EMC5R0N provides sequential read performance suitable for boot media and data logging in embedded systems while operating across the industrial temperature range. An eMMC (embedded MultiMediaCard) is a managed NAND flash memory solution that integrates the NAND flash array, controller, and JEDEC-standard MMC interface into a single BGA package. eMMC 5.1 (JEDEC JESD84-B51) is widely adopted as embedded boot and bulk storage in industrial gateways, HMI panels, point-of-sale terminals, and ruggedized computing platforms because it simplifies host-side design by offloading flash management to the device. Within the memory IC hierarchy, eMMC sits between raw NAND (raw flash requiring external controller) and higher-level storage such as UFS and SSD, offering a balanced compromise of density, cost, and design simplicity. Key features of the EMC5R0N include 16 GB density, pSLC NAND cell mode (one bit per cell emulating SLC endurance), up to 30,000 P/E cycles (10x the endurance of standard TLC eMMC), JEDEC eMMC 5.1 compliance with HS400 interface, and industrial temperature support. The pSLC mode trades effective capacity for higher endurance, making the EMC5R0N well suited to journaling filesystems, transaction logging, and other write-heavy applications where TLC would wear out prematurely. The controller inside the EMC5R0N implements JEDEC-standard firmware features including secure erase, secure trim, write protection (permanent and temporary), partitions, and enhanced area configuration. Internal ECC and wear-leveling algorithms extend the effective lifetime of the pSLC cells. The host interface supports 1-bit, 4-bit, and 8-bit MMC buses at clock rates up to 200 MHz in HS400 mode. Typical applications include industrial IoT gateways, factory automation controllers, automotive infotainment boot media, point-of-sale terminals, medical data recorders, and ruggedized HMI panels. Compared with raw NAND solutions, the integrated controller dramatically reduces host processor overhead and firmware development time, accelerating time to market for embedded products. When designing with this device, ensure the host platform provides a 1.8V or 3.3V VCCQ supply, a 3.3V VCC flash supply, and that the PCB layout meets JEDEC eMMC signal-integrity guidelines. Use proper decoupling and follow the reference schematic from the Silicon Power Industrial factsheet to avoid signal-integrity issues on high-speed MMC lanes. This page synthesizes distributor availability, pSLC endurance metrics, and application guidance not consolidated in any single Silicon Power product bulletin.

询价 联系我们
ENC28J60-I/ML - 10BASE-T Ethernet Controller | Microchip
ENC28J60-I/ML

ENC28J60-I/ML - 10BASE-T Ethernet Controller | Microchip

The Microchip Technology ENC28J60-I/ML is a 28-pin, 10BASE-T stand-alone Ethernet controller with an integrated MAC and PHY, 8 Kbytes of packet-buffer RAM, and an SPI serial interface in a 28-QFN package measuring 6 mm by 6 mm. It combines Ethernet physical-layer and media-access-control functions in one component, reducing the board area and external circuitry required for an embedded network interface. An Ethernet controller is a semiconductor that manages packet transmission and reception between a host processor and an Ethernet physical layer. The ENC28J60 belongs to the stand-alone Ethernet controller category rather than a conventional high-speed Ethernet MAC IC. Its integrated 10BASE-T PHY connects directly to 10BASE-T network hardware, while the SPI interface allows a microcontroller or other SPI host to access registers and packet buffers. Key features include IEEE 802.3-compatible 10BASE-T operation, an integrated MAC and PHY, 8 Kbytes of transmit and receive packet buffer memory, and a compact 28-QFN package. The SPI interface provides a straightforward connection to embedded processors, while the integrated PHY reduces the number of active components needed for a basic Ethernet endpoint. The 6 mm by 6 mm package also supports space-constrained embedded equipment. The ENC28J60-I/ML is intended for low-speed 10BASE-T networks rather than Fast Ethernet designs. Its architecture is appropriate when low network throughput, low component count, and a simple host interface are more important than 100BASE-TX performance. The ENC28J60 supports 8 Kbytes of buffer RAM for packet handling, while the SPI host controls the device through its command and register set. Typical applications include embedded Ethernet bridges, industrial monitoring equipment, access-control systems, building automation nodes, laboratory instruments, and small network-connected controllers. These systems can use the integrated PHY to avoid a separate Ethernet transceiver while retaining a conventional SPI connection to a microcontroller. A primary design consideration is the distinction between the 10BASE-T ENC28J60 and the 100BASE-TX ENC424J600. The ENC424J600 supports faster Ethernet but uses a different package and requires a different PCB layout. Designs should not treat those devices as footprint-compatible replacements. Confirm magnetics, RJ-45 integration, grounding, decoupling, and signal-integrity requirements in the manufacturer application guidance before releasing the layout.

询价 联系我们
ENC28J60-I/SO - 10BASE-T SPI Ethernet Controller | Microchip
ENC28J60-I/SO

ENC28J60-I/SO - 10BASE-T SPI Ethernet Controller | Microchip

The Microchip Technology ENC28J60-I/SO is a 28-pin stand-alone 10BASE-T Ethernet controller with an integrated MAC, integrated 10BASE-T PHY, 8 KB packet-buffer SRAM, and an SPI serial interface. It operates from a 3.3 V supply, supports an IEEE 802.3-compatible Ethernet interface, and is packaged in a 28-pin SOIC. The device is intended for embedded systems that need a compact Ethernet endpoint without a separate Ethernet controller and PHY. An Ethernet controller is an interface IC that connects a microcontroller or processor to a physical Ethernet network. The MAC manages Ethernet frames and access to the transmit/receive buffer, while the PHY handles the physical-layer signaling. The ENC28J60 combines these functions with an SPI host interface, making it part of the network-controller and interface-IC hierarchy rather than a general-purpose microcontroller. Verified product information identifies an integrated MAC and PHY, 8 KB of buffer RAM, a 10BASE-T Ethernet interface, and SPI connectivity. The ENC28J60 is designed to operate with a 25 MHz parallel-resonance crystal connected between OSC1 and OSC2, as described in the manufacturer data sheet. A 3.1 V to 3.6 V supply range and -40°C to +85°C operating range are reported by the retrieved distributor data. Typical uses include microcontroller-based monitoring equipment, industrial control modules, data loggers, laboratory instruments, IoT gateways, and embedded network bridges. The SPI host interface allows the host processor to configure the controller and transfer Ethernet frames, while the integrated PHY reduces the number of external network-interface components. Designers should provide the required clock network, bypass capacitors, Ethernet magnetics, RJ45 connectivity, and a power supply that stays within the verified 3.1 V to 3.6 V range. Firmware must implement the network stack required by the application because the verified product description identifies the device as a controller with SPI rather than a device with an integrated TCP/IP stack.

询价 联系我们
ENC28J60-I/SP - 10BASE-T SPI Ethernet Controller | Microchip
ENC28J60-I/SP

ENC28J60-I/SP - 10BASE-T SPI Ethernet Controller | Microchip

The Microchip Technology ENC28J60-I/SP is a 28-pin, 10BASE-T stand-alone Ethernet controller with an integrated MAC and PHY, 8 Kbytes of buffer RAM, and an SPI serial interface, supplied in a 28-pin SPDIP package. Its 10 Mbps Ethernet capability and three-wire SPI host interface make it suitable for embedded systems that need a compact, low-cost network connection without a dedicated external Ethernet controller. The device operates from a 3.1 V to 3.6 V supply and supports the industrial temperature range of -40°C to +85°C according to the verified product data. What is an Ethernet controller? An Ethernet controller is an interface IC that connects a host processor to a physical Ethernet network. The ENC28J60 family combines a Media Access Control layer, a 10BASE-T physical layer, packet buffer memory, and an SPI interface in one device. In the hierarchy of semiconductor components, it is an Ethernet interface controller, a network interface IC, and a power-management-compatible embedded peripheral for connected embedded products. The principal verified features are the integrated MAC and PHY, 8 Kbytes of buffer RAM, SPI connectivity, 10BASE-T operation at 10 Mbps, a 3.1 V to 3.6 V operating supply range, a maximum supply current of 180 mA, and 28 pins. The integrated PHY reduces the number of external network-interface components required, while the serial interface allows a microcontroller to control packet transfer over SPI. The -40°C to +85°C industrial range makes the -I/SP grade appropriate for industrial and other extended-temperature equipment, subject to application-specific qualification. The ENC28J60-I/SP is a hardware network interface rather than a complete TCP/IP stack. The host processor therefore requires suitable networking software to implement the required protocols. Its 10BASE-T operation is appropriate for legacy or cost-sensitive embedded Ethernet links, but it is not a 100BASE-T replacement. The integrated 8 Kbytes of buffer RAM helps coordinate packet storage between the Ethernet interface and the SPI host, while the small 28-pin package simplifies prototype and through-hole assembly. Typical uses include industrial monitoring equipment, embedded control systems, serial-to-Ethernet gateways, automated test equipment, and connected instrumentation. In these applications, the controller can sit between a microcontroller and an RJ45 or magnetics-based Ethernet network interface, while the host processor handles application data and higher-level networking. The SPI bus provides a practical connection to microcontrollers and other embedded processors. A key design consideration is that the ENC28J60-I/SP is designed around 10BASE-T operation and requires careful implementation of the network interface, clock circuitry, decoupling, and PCB layout. Verify the complete pin assignment, recommended external components, and timing requirements against the manufacturer datasheet before layout release. This page combines verified manufacturer and distributor information, practical application guidance, and explicit comparison data to support component selection.

询价 联系我们
ENC28J60-I/SS - 10BASE-T Ethernet Controller | Microchip
ENC28J60-I/SS

ENC28J60-I/SS - 10BASE-T Ethernet Controller | Microchip

The Microchip Technology ENC28J60-I/SS is a 28-pin, stand-alone 10BASE-T Ethernet controller with an integrated MAC and PHY, 8 KB of buffer RAM, and an SPI serial interface in a 28-pin SSOP package. It operates from a 3.1 V to 3.6 V supply at an indicated supply current of 180 mA, while supporting an industrial operating temperature range of -40°C to +85°C. The integrated Ethernet functionality allows a host microcontroller to communicate over 10BASE-T without adding a separate MAC or physical-layer transceiver. An Ethernet controller is a network-interface semiconductor that connects an embedded host to a physical Ethernet network. The ENC28J60-I/SS combines three major functions in one device: a Media Access Controller for Ethernet frame handling, a 10BASE-T PHY for physical-layer signaling, and an SPI interface for register access and packet-buffer transfers. Within the broader hierarchy, it is an Ethernet interface controller, an interface IC, a network semiconductor, and ultimately a power-management-independent embedded communications component. Key features include an integrated MAC and PHY, 8 KB of buffer RAM, an SPI host interface, 10BASE-T operation, and support for a 25 MHz parallel-resonance crystal. Its 28-pin SSOP package provides a relatively compact solution for embedded equipment. The -40°C to +85°C temperature range distinguishes the industrial-grade suffix from the standard ENC28J60/SS option. Because Ethernet magnetics, connectors, clocking, isolation, and careful board layout are still required, integration reduces host-side complexity without eliminating a complete network interface design. Technically, the ENC28J60-I/SS uses its integrated PHY to interface with 10BASE-T Ethernet while the MAC manages Ethernet frames and the host processor accesses device registers and packet data through SPI. The manufacturer datasheet states that the oscillator should operate at 25 MHz with a parallel-resonance crystal connected to OSC1 and OSC2; using a series-resonance crystal may produce a frequency outside the crystal manufacturer's specification. This clock detail is critical because SPI timing, Ethernet operation, and host communication depend on stable oscillator behavior. Typical applications include industrial automation controllers, embedded network gateways, environmental monitoring equipment, access-control terminals, building-automation nodes, and compact IoT devices. The controller is especially useful when a system already contains a microcontroller with SPI and only requires 10 Mb/s Ethernet rather than faster 100 Mb/s networking. Software support and PHY-level configuration remain part of the design because the host must service the controller and apply the required Ethernet termination and magnetics. Designers should reserve solid copper for the exposed thermal requirements of the SSOP, verify the oscillator network against the manufacturer guidance, and route the Ethernet differential pair as a controlled-impedance pair away from noisy switching circuits. The 3.1 V to 3.6 V operating range also requires a regulator with adequate transient margin for the indicated 180 mA supply current. Magnetic isolation and an RJ45-compatible transformer network remain external to this device. This product record combines manufacturer specifications, distributor pricing, verified package information, same-package alternatives, and practical integration guidance. It adds direct comparison and design notes that help distinguish a true pin-compatible substitution from devices that merely offer Ethernet connectivity through a different package or interface architecture.

询价 联系我们
ENC28J60/ML - 10BASE-T Ethernet Controller | Microchip
ENC28J60/ML

ENC28J60/ML - 10BASE-T Ethernet Controller | Microchip

The Microchip ENC28J60/ML is a 28-pin standalone 10BASE-T Ethernet controller with an integrated MAC and PHY, 8 Kbytes of buffer RAM, and an SPI serial interface, supplied in a 28-QFN (6x6 mm) package. It connects a microcontroller to 10 Mbit/s Ethernet while handling packet buffering and physical-layer transmission, reducing host-side network hardware requirements. An Ethernet controller is an interface IC that connects a host processor to a physical network. In the ENC28J60 architecture, the MAC handles frame processing, the PHY handles 10BASE-T signaling, and the SPI interface communicates with the microcontroller. Unlike devices with an internal TCP/IP stack, the ENC28J60 requires the connected firmware to implement the higher-level network protocol. Key features include a 28-QFN (6x6 mm) package, integrated MAC and PHY, 8 Kbytes of buffer RAM, and an SPI interface. The manufacturer describes it as a compact solution intended to reduce board space, complexity, and cost. The device is suited to embedded systems that need an economical wired network connection rather than high-throughput Ethernet. The ENC28J60 is designed around a 25 MHz crystal oscillator connected between OSC1 and OSC2. Microchip specifically states that the design requires a parallel-resonance crystal and warns that a series-resonance crystal may produce an out-of-spec operating frequency. The SPI host interface and integrated PHY make the controller practical for small embedded control, monitoring, and data-acquisition equipment. Typical applications include industrial control nodes, building-automation terminals, environmental monitoring, remote instrumentation, embedded gateways, and low-bandwidth supervisory systems. Compared with larger SPI Ethernet controllers such as W5500, the ENC28J60 provides a smaller integrated solution but does not provide the same level of hardware-supported TCP/IP functionality. It is therefore most appropriate where firmware already contains the required network stack. A key design consideration is matching the crystal, decoupling, Ethernet magnetics, and PCB layout to the manufacturer recommendations. The 6x6 mm QFN package also requires careful assembly and land-pattern planning. Designers should verify the exact package, pinout, electrical limits, and temperature variant against the current Microchip datasheet before releasing a production PCB.

询价 联系我们
ENC28J60/SO - 10BASE-T SPI Ethernet Controller | Microchip
ENC28J60/SO

ENC28J60/SO - 10BASE-T SPI Ethernet Controller | Microchip

The Microchip Technology ENC28J60/SO is a stand-alone 10BASE-T Ethernet controller with an integrated IEEE 802.3 MAC and physical layer, an SPI host interface, 8 KB of dual-port packet-buffer SRAM, internal DMA, and hardware-assisted checksum calculation. The device operates from a 3.1 V to 3.6 V supply, consumes 160 mA as listed in the verified distributor specifications, and is packaged in a 28-pin SOIC. An Ethernet controller is an interface integrated circuit that connects a microcontroller or embedded processor to a physical network. Within the product hierarchy, the ENC28J60 is a network interface controller and Ethernet interface IC. It implements the lower-level MAC and PHY functions required for 10BASE-T networking, while the connected host processor must provide the upper-layer networking functions. The SPI interface allows the device to be used with embedded systems that do not include an Ethernet media-access controller. Key features include IEEE 802.3 compatibility, an integrated 10BASE-T PHY, an 8 KB transmit-and-receive packet buffer, programmable packet filtering, internal DMA for packet throughput, and hardware-assisted checksum calculation. Two LED outputs provide link and network-activity indication. A 25 MHz crystal is required for the oscillator, and the manufacturer specifies a parallel-resonance crystal in the oscillator circuit. The controller combines hardware packet movement and filtering with a host-driven SPI protocol. Its internal DMA helps move packet data without requiring the host controller to handle every byte through the serial interface. The 8 KB SRAM supports buffering for received and transmitted Ethernet frames, while programmable filters can limit which destination addresses or packet types are accepted. Hardware-assisted checksums reduce host-processing requirements for supported network protocols. Typical uses include embedded web servers, industrial monitoring equipment, building-automation nodes, environmental data loggers, and compact IoT gateways. The ENC28J60 is most appropriate when only 10 Mb/s Ethernet is required and the host has enough flash and processing capacity to run a TCP/IP stack. It is less appropriate where 100 Mb/s operation or an integrated hardware TCP/IP stack is required without redesign. Designers should place the 25 MHz crystal and its required load components close to OSC1 and OSC2, route the Ethernet magnetics and network interface carefully, and follow the manufacturer datasheet for termination, decoupling, and exposed-pad or thermal-layout requirements. Because the exact verified pin assignments were not included in the supplied source data, this page does not publish a potentially inaccurate pinout. This page consolidates the verified manufacturer and distributor information, distinguishes genuine same-package alternatives from functional substitutes, and adds practical selection guidance and engineering caveats beyond the basic catalogue listing.

询价 联系我们
ENC28J60/SP - 10BASE-T Ethernet Controller | Microchip
ENC28J60/SP

ENC28J60/SP - 10BASE-T Ethernet Controller | Microchip

The Microchip Technology ENC28J60/SP is a standalone Ethernet controller with an integrated 10BASE-T PHY, a 3.1 V to 3.6 V supply range, an SPI host interface, and a 28-pin DIP package. It combines a 10BASE-T media access controller with 8 KB of transmit and receive packet buffer SRAM, hardware-assisted checksum calculation, and an internal DMA module for embedded networking designs. An Ethernet controller is an interface integrated circuit that connects a host processor to a physical Ethernet network. The ENC28J60 integrates the media access controller, 10BASE-T physical layer, packet memory, and serial host interface, allowing a microcontroller or other SPI-capable processor to communicate through a single Ethernet connector and magnetic interface. This integrated architecture is a member of the interface IC, Ethernet controller, and network interface controller hierarchy. The device supports IEEE 802.3-compatible 10BASE-T operation, full-duplex and half-duplex communication, and an SPI interface for host access. Its 8 KB packet buffer reduces the amount of data that the host processor must handle directly, while internal DMA and hardware-assisted checksum calculation improve packet-processing efficiency. Two LEDs provide link and network-activity indication. The ENC28J60 is designed around a 25 MHz crystal oscillator connected through OSC1 and OSC2. The manufacturer datasheet specifically calls for a parallel-resonance crystal, making oscillator-component selection and layout important to the stability of Ethernet timing. The controller accepts a 3.1 V to 3.6 V supply and is intended for embedded industrial automation, building automation, home control, security, and VoIP equipment. Typical implementations place the ENC28J60 beside a 10BASE-T magnetic jack and connect it to a microcontroller through SPI. The host driver manages Ethernet registers, interrupts, packet buffers, and the physical layer. Compared with discrete Ethernet solutions, the integrated MAC and PHY reduce board area and component count while retaining a software-controlled packet-processing architecture. PCB implementation should keep the 25 MHz crystal and its load components close to OSC1 and OSC2, provide the required bypass capacitance at the supply pins, and follow the manufacturer layout guidance for the integrated PHY and magnetic-jack interface. The 28-pin DIP package favors through-hole prototyping, but production designs may require a smaller surface-mount package variant. This page combines verified manufacturer and distributor information, sourcing details, application guidance, and an honest assessment of drop-in replacement options. It is intended to help engineers determine whether the ENC28J60/SP fits the required electrical, mechanical, firmware, and supply-chain constraints.

询价 联系我们
ENC28J60/SS - 10Mbps SPI Ethernet Controller | Microchip
ENC28J60/SS

ENC28J60/SS - 10Mbps SPI Ethernet Controller | Microchip

The Microchip Technology ENC28J60/SS is a 10 Mbps stand-alone Ethernet controller with an integrated MAC, 10BASE-T PHY, 8 KB of buffer RAM, and an SPI serial interface in a 28-pin SSOP package. It operates from a 3.1 V to 3.6 V supply and supports an industrial temperature variant family identified by the ENC28J60-I/SS ordering code. What is a stand-alone Ethernet controller? It is an Ethernet interface integrated circuit that connects a host microcontroller or processor to a physical Ethernet network. The ENC28J60/SS combines MAC and PHY functions with packet buffering, while the host communicates through SPI rather than a parallel bus. Its 10 Mbps 10BASE-T capability makes it suitable for legacy and low-bandwidth embedded networks, especially where board area and system cost are important. Key verified features include 10 Mbps Ethernet operation, integrated MAC and PHY, 8 KB of buffer RAM, SPI interface, a 28-pin SSOP package, and a 3.1 V to 3.6 V supply range. The controller is designed to reduce host-side interface complexity and can be used in systems where the connected host already has sufficient processing capacity for the required networking software. The ENC28J60/SS includes the MAC and PHY in one package, allowing an embedded system to implement Ethernet communication without a separate external Ethernet PHY. Its buffer RAM supports packet handling between the SPI host interface and the Ethernet physical layer. The manufacturer product page identifies it as a 28-pin 10BASE-T stand-alone Ethernet controller with 8 Kbytes of buffer RAM. Typical applications include embedded control systems, industrial automation equipment, data loggers, building automation controllers, network-connected sensors, and microcontroller platforms requiring 10BASE-T connectivity. The SPI interface allows the device to be paired with host controllers such as STM32, ATmega, PIC, or other embedded processors that provide the required firmware. When designing around the ENC28J60/SS, confirm the 3.1 V to 3.6 V operating supply, use the manufacturer-recommended 25 MHz parallel-resonance crystal arrangement, and provide the required magnetic-interface and Ethernet physical-layer components. Verify the exact SSOP footprint, pin assignment, thermal conditions, and host timing requirements against the manufacturer datasheet before layout release.

询价 联系我们
ENC28J60T-I/ML - 10BASE-T Ethernet Controller | Microchip
ENC28J60T-I/ML

ENC28J60T-I/ML - 10BASE-T Ethernet Controller | Microchip

The Microchip Technology ENC28J60T-I/ML is a stand-alone 10BASE-T Ethernet controller with an integrated MAC and PHY, 8 KB of transmit and receive packet buffer RAM, and an SPI serial interface, housed in a 28-pin QFN package. It combines Ethernet frame handling and physical-layer networking in one device, reducing the need for a separate Ethernet PHY in embedded systems. A stand-alone Ethernet controller is an interface IC that connects a microcontroller or embedded processor to a wired Ethernet network. The ENC28J60 family provides IEEE 802.3-compatible 10BASE-T operation, hardware packet filtering, programmable receive filtering, and an SPI host interface. This product type sits within interface controllers, communication ICs, semiconductors, and the broader embedded networking hierarchy. Key features include an integrated 10BASE-T PHY, integrated Ethernet MAC, 8 KB of dual-port buffer SRAM, and a serial SPI interface. The controller is designed for space-constrained embedded equipment where a compact package and a single-network interface simplify board design. Its buffered packet architecture allows the host processor to handle Ethernet traffic without requiring a large external network-memory device. The ENC28J60T-I/ML uses a 3.3 V supply and is offered in a 28-pin QFN package with a 6 x 6 mm footprint. The manufacturer describes the ENC28J60 as a small-footprint solution intended to reduce complexity, board space, and system cost. The SPI interface also provides a straightforward connection to microcontrollers that have SPI peripherals, while the integrated PHY handles the physical 10BASE-T network connection. Typical applications include VoIP equipment, industrial automation, building automation, home control, security systems, and instrumentation. In each case, the controller can provide network connectivity to an embedded host processor without requiring a separate Ethernet MAC implementation. It is particularly useful where 10BASE-T connectivity, modest network throughput, and compact board area are more important than fast Ethernet performance. When designing around the ENC28J60T-I/ML, verify the host processor's SPI voltage and timing requirements, provide the required decoupling and Ethernet magnetics interface specified by the manufacturer, and confirm that the selected package and exposed-pad layout match the PCB footprint. Use the manufacturer datasheet's pin-description and layout tables when assigning nets and defining the physical implementation. This product page combines the manufacturer's ENC28J60 technical description, the exact ENC28J60T-I/ML package and ordering information, pricing evidence rules, and practical integration guidance for engineers evaluating embedded Ethernet designs.

询价 联系我们
ENC28J60T-I/SO 10BASE-T Ethernet Controller | Microchip Technology
ENC28J60T-I/SO

ENC28J60T-I/SO 10BASE-T Ethernet Controller | Microchip Technology

Microchip Technology ENC28J60T-I/SO is a 28-pin stand-alone Ethernet controller with an integrated MAC and 10BASE-T PHY, an SPI serial interface, and 8 Kbytes of transmit and receive packet buffer SRAM. The device operates from a 3.3 V supply and is packaged in a 28-SOIC format. Its integrated Ethernet interface is intended for embedded systems that require a compact, low-cost network connection without a separate Ethernet transceiver or dedicated network controller. An Ethernet controller is a semiconductor that manages frame transmission, reception, buffering, packet filtering, and physical-layer signaling. The ENC28J60 family combines the functions of an Ethernet MAC, a 10BASE-T PHY, and an SPI host interface into one device. This integration reduces the number of external components required on a controller-based product while preserving a standardized communication path to the host processor. The ENC28J60T-I/SO supports IEEE 802.3-compatible Ethernet operation and provides programmable packet filtering, multicast filtering, programmable LED indication, a wake-up function, and power-on reset. Its 8 Kbytes of dual-port buffer SRAM helps the controller manage incoming and outgoing Ethernet packets while the host processor communicates over SPI. These features make the device suitable for small embedded platforms where a full-size network interface would add unnecessary board area and system complexity. Typical applications include VoIP terminals, industrial automation equipment, building automation controllers, home-control products, security systems, and instrumentation. The SPI host interface allows the device to be connected to microcontrollers and other embedded processors that can configure the Ethernet controller through registers and interrupt or polling mechanisms. The integrated PHY also simplifies the Ethernet magnetics and connector arrangement when implemented according to the manufacturer’s reference design. The 3.3 V supply requirement, 10BASE-T data rate, 28-SOIC package, and integrated MAC/PHY architecture should be checked against the host processor’s I/O voltage, SPI timing, Ethernet magnetics, and isolation requirements. Because the Ethernet controller includes sensitive analog and digital functions, follow the manufacturer’s recommended decoupling, grounding, trace-routing, and magnetics-layout guidance. The device is also limited to 10BASE-T operation, so it should not be treated as a drop-in solution for 100BASE-TX or gigabit Ethernet designs. This page combines the manufacturer’s product description, distributor package information, electrical limits, application guidance, and drop-in replacement analysis to help engineers evaluate the ENC28J60T-I/SO before schematic capture and PCB layout.

询价 联系我们
ENC28J60T-I/SS - 10BASE-T Ethernet Controller | Microchip
ENC28J60T-I/SS

ENC28J60T-I/SS - 10BASE-T Ethernet Controller | Microchip

The Microchip Technology ENC28J60T-I/SS is a standalone 10BASE-T Ethernet controller with an integrated MAC and PHY, 8 KB of buffer RAM, and an SPI host interface in a 28-pin SSOP package. It operates from a 3.1 V to 3.6 V supply and supports SPI-based communication with a host microcontroller. The controller is designed to add wired Ethernet connectivity to embedded systems without requiring a separate MAC, physical-layer transceiver, or host-side Ethernet protocol stack. An Ethernet controller is an interface IC that manages the hardware-level transfer of frames between a host processor and a physical network. The ENC28J60 combines three principal functions in one device: a media access controller for Ethernet frame handling, a 10BASE-T PHY for connection to twisted-pair cabling, and a serial peripheral interface for communication with the host. This integration places the part within the broader hierarchy of network interface controller, interface IC, and semiconductor categories. Key features include support for IEEE 802.3 specifications, multiple packet-filtering schemes, an internal DMA module for fast data throughput, hardware-assisted checksum calculation, and an interrupt output for host notification. Its 8 KB buffer RAM allows Ethernet data to be buffered between network activity and host transactions. The 3.1 V to 3.6 V operating range and approximately 160 mA supply current are suitable for systems using a regulated 3.3 V rail. The ENC28J60 architecture separates host access from Ethernet processing through SPI while handling lower-level network tasks internally. Hardware-assisted checksums reduce processing load on the host microcontroller, while the internal DMA supports efficient movement of packet data. The manufacturer datasheet also notes that the oscillator requires a parallel-resonance crystal and provides examples for both crystal and external-clock arrangements, giving designers several implementation options for the timing subsystem. Typical applications include industrial Ethernet nodes, building-automation endpoints, embedded web servers, data loggers, access-control terminals, and IoT gateways that require a compact 10BASE-T network interface. It is especially useful where the host already has an SPI peripheral and board area is constrained. Because the controller supports only 10BASE-T, design engineers should evaluate it against current network requirements rather than assume support for 100BASE-TX or gigabit Ethernet. A key design consideration is the Ethernet physical-layer implementation. Follow the manufacturer’s recommended oscillator, magnetic-isolation, and termination circuits, and place the high-speed differential network section away from noisy digital and switching-power circuitry. Because the host must initialize the controller and interpret interrupts, firmware support for the ENC28J60 register and buffer model is also required. This product page combines the manufacturer’s core controller specifications with practical implementation guidance, qualified comparison points, and design notes that help engineers evaluate the ENC28J60T-I/SS before committing a compact embedded Ethernet design to production.

询价 联系我们
ENC28J60T/ML - 10Mbps SPI Ethernet Controller | Microchip
ENC28J60T/ML

ENC28J60T/ML - 10Mbps SPI Ethernet Controller | Microchip

The Microchip Technology ENC28J60T/ML is a 28-pin, 10Mbps stand-alone Ethernet controller with an integrated MAC and 10BASE-T PHY, an 8 Kbyte packet buffer, and an SPI serial interface in a 28-VQFN exposed-pad package. It operates from a 3.1 V to 3.6 V supply and is designed to add Ethernet connectivity to microcontrollers, programmable controllers, and other embedded systems equipped with SPI. An Ethernet controller is an interface IC that manages the lower-level tasks required for a host processor to communicate over an Ethernet network. Within the product hierarchy, the ENC28J60 is a stand-alone Ethernet controller, a network interface controller with integrated media-access control and physical-layer functions. Its combination of an SPI host interface and integrated 10BASE-T PHY reduces the number of external network-interface components required by an embedded design. Key features include IEEE 802.3-compatible Ethernet operation, 10Mbps networking, an integrated MAC and 10BASE-T PHY, and 8 Kbytes of transmit and receive packet-buffer SRAM. The SPI interface allows register and buffer access from a host controller. The device is supplied in a compact 28-VQFN package with an exposed pad, making it suitable for space-constrained embedded equipment where soldered surface-mount construction is preferred. The ENC28J60 architecture places the Ethernet MAC and PHY inside one package while retaining packet storage on the controller. This allows a host microcontroller to exchange Ethernet frames through SPI without implementing the complete Ethernet physical and data-link layers itself. According to the Microchip ENC28J60 documentation, the controller meets the relevant IEEE 802.3 requirements for 10BASE-T operation and supports both transmission and reception through the integrated packet buffer. Typical applications include industrial monitoring equipment, building-automation endpoints, environmental sensors, connected control systems, and compact embedded gateways. The controller is particularly useful when the host processor needs only 10BASE-T connectivity and has limited I/O or processing capacity. SPI-based register access also makes the ENC28J60 practical for platforms where parallel host buses would consume too many pins. Designers should provide a compliant 3.3 V supply, adequate 10BASE-T magnetic-interface components, and layout that minimizes Ethernet signal integrity and EMI issues. The exposed thermal pad requires suitable PCB copper and thermal-via treatment. Firmware must also handle ENC28J60 initialization, interrupt servicing, descriptor management, and network-driver behavior rather than treating the controller as a protocol-independent plug-in peripheral. This page consolidates verified manufacturer and distributor information, package details, sourcing data, and replacement guidance. It also separates true same-footprint candidates from cross-package Ethernet alternatives so engineers can evaluate PCB compatibility before making a design change.

询价 联系我们
ENC28J60T/SO - 10BASE-T Ethernet Controller with SPI | Microchip
ENC28J60T/SO

ENC28J60T/SO - 10BASE-T Ethernet Controller with SPI | Microchip

The Microchip ENC28J60T/SO is a 28-pin stand-alone Ethernet controller with an integrated 10BASE-T PHY and MAC, an SPI host interface, and 8 Kbytes of packet buffer RAM, powered from a 3.1 V to 3.6 V supply and offered in a 28-SOIC package. An Ethernet controller (also called a network interface controller or NIC) is a semiconductor that sits between a host microcontroller and the physical copper network. It performs the hardware-intensive layer-1 and layer-2 work — line coding, Manchester encoding, preamble generation, CRC generation and checking, frame filtering — so the host only has to move payload bytes over a simple serial bus. The ENC28J60T/SO belongs to the controller IC family, which is itself a subset of interface ICs within the broader semiconductor category. Key features include full IEEE 802.3 compliance for 10BASE-T half-duplex Ethernet, a full duplex-capable integrated MAC, a hardware-assisted checksum calculation engine for TCP, UDP, and IP headers, an internal DMA engine for high-throughput data movement, several programmable packet filtering schemes, and two dedicated LED outputs for link and network-activity indication. A non-blocking internal DMA engine means the host SPI bus is not stalled during frame processing. Technically, the device is a 3.3 V CMOS part with a maximum supply current of 160 mA, and its SPI CS, SCK, and SI inputs plus the RESET input are 5 V tolerant, allowing direct hookup to legacy 5 V host logic in many designs. An 8 Kbyte transmit/receive dual-port buffer SRAM holds packets in either direction, while the SPI interface runs up to 20 MHz-class host clocking and uses a simple four-wire serial protocol (SCK, SI, SO, CS) plus an interrupt output and a reset input. External magnetics — an Ethernet isolation transformer with integrated center-tap bias — and an RJ45 jack are required because the PHY itself is analog and transformer-based. Typical applications include low-cost embedded web servers, industrial sensor gateways, PLC and HMI retrofit modules, home-automation nodes, printers, and industrial data loggers that need TCP/IP connectivity without an external Ethernet bridge. The device is also a common choice in maker and education platforms because the SPI interface is simple and a complete TCP/IP stack is available in widely used open-source libraries. Design considerations center on the analog side of the board: keep the RBIAS network, 25 MHz crystal, 1.0 uF and 1.0 uF bias capacitors, and the PHY-to-transformer trace short and isolated from switching nodes, and provide a solid ground plane directly under the analog supply pins. On the digital side, add a level translator if the host runs at 5 V and drives the device's interrupt or receives its SPI output, because those outputs are 3.3 V CMOS levels. This page consolidates the manufacturer datasheet details, pin and package constraints, package-qualified drop-in alternatives, and practical layout and power notes for engineers who need a compact single-chip 10BASE-T network port rather than a modular SPI-to-Ethernet solution.

询价 联系我们
ENC28J60T/SS - 10Mbps SPI Ethernet Controller | Microchip
ENC28J60T/SS

ENC28J60T/SS - 10Mbps SPI Ethernet Controller | Microchip

The Microchip Technology ENC28J60T/SS is a standalone 10BASE-T Ethernet controller with an integrated MAC and PHY, 8 KB of buffer RAM, and an SPI serial interface. It operates from a 3.1 V to 3.6 V supply and supports 10 Mbps Ethernet in a 28-pin SSOP package. By combining the Ethernet controller and physical-layer functions in one device, the ENC28J60T/SS provides a compact network interface for embedded systems. An Ethernet controller is an interface IC that connects a host processor to a physical Ethernet network. The ENC28J60 belongs to the broader Ethernet interface controller and network interface controller hierarchy, with the SPI interface acting as its connection to the embedded host. Its integrated MAC organizes frame transmission and reception, while the integrated 10BASE-T PHY handles the physical-layer signaling required by a 10BASE-T network. The primary feature set includes support for 10 Mbps operation, an 8 KB packet buffer, SPI host connectivity, and an integrated MAC and PHY. The 3.1 V to 3.6 V operating supply range places the device in a 3.3 V system environment, while the typical supply-current listing of 160 mA provides a useful baseline for power budgeting. The 28-SSOP package measures 5.30 mm wide by 0.209 inch, supporting compact embedded board layouts without requiring a large QFN footprint. The architecture makes the ENC28J60T/SS suitable for designs where an MCU or MPU lacks a native Ethernet MAC. The host communicates through the SPI interface, while the controller handles Ethernet framing, address filtering, buffering, and physical-layer communication. Packet filtering reduces the processing burden on the host by allowing selected traffic to be filtered within the controller, and the 8 KB buffer provides temporary storage for frames moving between the SPI host and Ethernet network. Typical uses include industrial automation controllers, embedded monitoring equipment, access-control terminals, building-network nodes, and IoT gateways with legacy 10BASE-T infrastructure. The part is most appropriate where 10 Mbps is sufficient and the PCB already includes a suitable Ethernet transformer, magnetics, connector, protection network, and controlled-impedance layout. Designers should allocate a 3.3 V supply with adequate transient margin and account for the listed 160 mA operating current when sizing regulators and copper. The SPI bus must meet the controller's timing requirements, while the Ethernet magnetics and copper path must be laid out according to the manufacturer datasheet. Firmware must also support the ENC28J60 register model, packet filtering, buffer management, and link-state behavior. This page combines verified manufacturer and distributor data with application guidance, comparison rows, design notes, and sourcing information. It distinguishes confirmed attributes from unavailable details so engineers can identify the documented 10 Mbps, 3.3 V, 8 KB, and 28-SSOP characteristics without relying on an unverified substitute specification.

询价 联系我们
ENC424J600-I/ML 10/100 Ethernet Controller | Microchip
ENC424J600-I/ML

ENC424J600-I/ML 10/100 Ethernet Controller | Microchip

The Microchip Technology ENC424J600-I/ML is a stand-alone 10/100 Base-T Ethernet interface controller with an integrated MAC and PHY, an industry-standard SPI or parallel interface, and a 44-QFN package. It operates from a 3 V to 3.6 V supply, supports an operating temperature range of -45°C to +85°C, and is identified in the supplied data as a 10 Mbps Ethernet controller with 117 mA supply current. What is an Ethernet controller? An Ethernet controller is an interface IC that connects an embedded processor or microcontroller to an Ethernet physical network. This particular device combines a Media Access Control layer, or MAC, with a physical-layer transceiver, or PHY, allowing a host processor to exchange Ethernet traffic through SPI or a parallel host interface. It supports the IEEE 802.3 requirements applicable to 10Base-T and 100Base-TX Ethernet, including optional auto-negotiation behavior described by the manufacturer. The ENC424J600 family is intended to reduce the host-side implementation burden of a wired Ethernet connection. The manufacturer describes a low-cost stand-alone controller with packet filtering and a factory-programmed unique MAC address in product-page results. The supplied search data also identifies a 24-Kbyte on-chip RAM buffer for the family, while the ENC624J600 family shares the broader 10/100 Ethernet controller positioning. Exact feature availability for this orderable MPN should be confirmed in the manufacturer datasheet. The controller is relevant to embedded systems that need 10/100 Ethernet connectivity without implementing the physical network interface directly. Its SPI interface is useful for microcontrollers with limited parallel I/O, while the parallel interface can serve systems with an external bus. The -45°C to +85°C operating range covers industrial temperature requirements, subject to the complete electrical and qualification limits in the datasheet. Typical uses include industrial monitoring equipment, embedded control systems, data-acquisition units, factory interfaces, and network-connected embedded products. The Ethernet PHY requires appropriate magnetics, routing, termination, and layout implementation; the controller does not eliminate the need for a compliant external network interface. For a new design, verify the exact package dimensions, pin names, exposed-pad connection, clock requirements, host protocol, and recommended magnetic components in the Microchip datasheet. The 3 V supply range and -45°C to +85°C rating are useful starting constraints, but they should not replace review of absolute maximum ratings, timing, reset behavior, and Ethernet system requirements.

询价 联系我们