5CSEBA2U19C7N vs 5CSEBA2U19C7SN Comparison

Detailed side-by-side comparison of 5CSEBA2U19C7N by Intel and 5CSEBA2U19C7SN by Altera. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.

Specification Comparison

Parameter 5CSEBA2U19C7N 5CSEBA2U19C7SN
Brand Intel Altera
Category FPGA & CPLD FPGA & CPLD
Lifecycle Status Active Active
Stock Status In Stock In Stock
Unit Price (USD) $16.90 $40.33
Family Cyclone V SE SoC FPGA Cyclone V SE FPGA SoC
Logic Elements 25,000 LE 25,000
Adaptive Logic Modules (ALMs) 9,430 ALM —
ALUTs 9,430 —
DSP Blocks 66 (variable-precision 18x18) Variable-precision DSP
Embedded Memory 1,400 Kbits (M9K + MLAB) —
HPS Processor Dual ARM Cortex-A9 MPCore with CoreSight —
HPS Maximum Clock Frequency 925 MHz —
L1 Cache (per core) 32 KB I-cache + 32 KB D-cache —
L2 Cache 512 KB shared —
User I/O Pins [DATA_NEEDED: exact user I/O count] —
Package 484-pin UBGA (19x19 mm, 1.0 mm pitch) 484-UBGA (19x19 mm)
Speed Grade C7 C7 (commercial)
Operating Temperature Commercial / Industrial (TJ from data) 0C to +85C (commercial, C7 suffix)
Process Technology TSMC 28 nm low-power TSMC 28 nm low-power
Mounting Type Surface Mount (BGA) Surface Mount (BGA)
MSL Level [DATA_NEEDED: MSL rating] 3 (per JEDEC J-STD-020)
RoHS Status Compliant Compliant
Device Variant — 5CSEA2 (single-core ARM Cortex-A9)
Processor Hard Core — Single ARM Cortex-A9 MPCore with CoreSight
Maximum Processor Frequency — 800 MHz
User I/O Count — 161 (5CSEBA2 variant)
Memory Blocks — M10K + MLAB embedded RAM
HPS Memory Controller — DDR2, DDR3, LPDDR2, LPDDR

Datasheets & Resources

Browse All Products Create BOM Request Quote