5CSEBA5U23C8N vs 5CSEBA5U23C7SN Comparison

Detailed side-by-side comparison of 5CSEBA5U23C8N by Altera and 5CSEBA5U23C7SN by Intel. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.

Specification Comparison

Parameter 5CSEBA5U23C8N 5CSEBA5U23C7SN
Brand Altera Intel
Category FPGA & CPLD FPGA & CPLD
Lifecycle Status Active Active
Stock Status In Stock In Stock
Unit Price (USD) $88.75 $175.20
Family Cyclone V SE SoC FPGA Cyclone V SE SoC FPGA
Logic Elements 85,000 85,000 LE
HPS Cores Dual ARM Cortex-A9 MPCore with CoreSight —
HPS Maximum Frequency 600 MHz —
DSP Blocks 87 variable-precision DSP blocks [DATA_NEEDED: DSP block count]
Embedded Memory Approx. 3.97 Mbits —
Maximum User I/O 145 —
Transceivers 3.125 Gbps (SE variant) Up to 6 (3.125 Gbps)
Process Node 28 nm TSMC low-power 28 nm low-power
Core Voltage (VCC) 1.1 V —
Memory Interface DDR3 / DDR3L / LPDDR2 (HPS + FPGA) —
Operating Temperature 0 °C to +85 °C (commercial 'C' grade) -40C to +85C (industrial, speed grade 7)
Package 672-pin UBG / UFBGA, 23 x 23 mm 672-pin UBGAMM (UBGA 23x23 mm)
Speed Grade 8 —
Mounting Type Surface Mount (BGA) —
RoHS Status Compliant Compliant
Processor — Single ARM Cortex-A9 MPCore with CoreSight
Processor Frequency — 800 MHz
Adaptive Logic Modules (ALMs) — 32,070
Registers — [DATA_NEEDED: register count]
Memory (Embedded) — 4,050 Kbits M10K + 636 Kbits MLAB
PCIe Hard IP — Gen2 x1/x2/x4
Hard Memory Controller — DDR3, DDR3L, LPDDR2, LPDDR3
HPS L1 Cache — 32 KB I-cache + 32 KB D-cache per core
HPS L2 Cache — 512 KB shared
Supply Voltage (Core) — 1.1 V

Datasheets & Resources

Browse All Products Create BOM Request Quote