5M80ZT100I5N vs 5M240ZT100I5N Comparison

Detailed side-by-side comparison of 5M80ZT100I5N by Intel and 5M240ZT100I5N by Altera. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.

Specification Comparison

Parameter 5M80ZT100I5N 5M240ZT100I5N
Brand Intel Altera
Category FPGA & CPLD FPGA & CPLD
Lifecycle Status Active Active
Stock Status In Stock In Stock
Unit Price (USD) $7.37 $4.81
Family MAX V CPLD MAX V
Logic Elements (LE) 80 —
Macrocells (approx.) 160 —
User I/O Pins 64 —
Package TQFP-100 (100 pins, 0.5 mm pitch) —
Pin-to-Pin Logic Delay (tPD) 7.5 ns —
Core Supply Voltage (VCCINT) 1.71 V to 1.89 V (1.8 V typical) —
I/O Supply Voltage (VCCIO) 1.2 V / 1.5 V / 1.8 V / 2.5 V / 3.3 V —
Operating Temperature (Industrial) -40 °C to +100 °C —
Configuration Memory Internal non-volatile flash (instant-on) Non-volatile flash (instant-on)
UFM (User Flash Memory) Up to 8 Kbits user-accessible —
JTAG / ISP IEEE 1149.1 boundary-scan + in-system programming —
Mounting Type Surface Mount Surface Mount
MSL Level MSL3 (per JEDEC J-STD-020) [DATA_NEEDED: MSL Level]
RoHS Status Compliant —
Series — 5M240Z
Device Type — CPLD (Complex Programmable Logic Device)
Logic Elements — 240
Macrocells — 192
User Flash Memory — 8 Kbit
Maximum User I/O — 114
User I/O Pins (per datasheet) — 79
Number of Pins — 100
Package Type — TQFP-100 (T100)
Package Body Size — 14 x 14 mm
Lead Pitch — 0.50 mm
Core Voltage (VCCINT) — 1.8 V
I/O Bank Voltage (VCCIO) — 1.2 V to 3.3 V (bank-dependent)
Speed Grade — -5
Maximum Internal Frequency — 118.3 MHz
Pin-to-Pin Delay (tPD1) — 7.5 ns (per datasheet header)
Operating Temperature — -40 C to +100 C (Industrial)
Programming Interface — JTAG (IEEE 1149.1) / ISP
Lead-Free / RoHS — Yes (LEAD FREE per datasheet header)
AEC-Q100 Automotive — Not qualified (Industrial grade)

Datasheets & Resources

Browse All Products Create BOM Request Quote