EP1SGX40CF1020I5 vs EP1SGX40DF1020I6N Comparison

Detailed side-by-side comparison of EP1SGX40CF1020I5 by Altera and EP1SGX40DF1020I6N by Intel. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.

Specification Comparison

Parameter EP1SGX40CF1020I5 EP1SGX40DF1020I6N
Brand Altera Intel
Category FPGA & CPLD FPGA & CPLD
Lifecycle Status Obsolete Active
Stock Status In Stock In Stock
Unit Price (USD) $370.00 $1,450.00
Series Stratix GX Stratix GX
Family Stratix (first generation) Stratix (First Generation)
Logic Elements 41,250 —
Configurable Logic Blocks (CLBs) 4,125 —
Total RAM Bits 3,423,744 3,423,744
Number of Logic Cells / Gates [DATA_NEEDED: gate count equivalent] —
Process Technology CMOS —
Supply Voltage (Core) 1.5 V —
Number of Transceivers 624 (per DigiKey listing family variant) —
Number of I/O Pins [DATA_NEEDED: user I/O count] —
Package Type FBGA-1020 (FineLine BGA) —
Package Dimensions 33 mm x 33 mm —
Ball Pitch 1.0 mm —
Operating Temperature -40C to +100C (industrial, I suffix) 0 C to 85 C (industrial grade 'I')
Mounting Type Surface Mount Surface Mount (BGA)
RoHS Status [DATA_NEEDED: confirmed RoHS per Intel/Altera] [DATA_NEEDED: confirm RoHS on datasheet]
Configuration Memory SRAM-based (external config device required) —
Speed Grade 5 6 (I6)
Device Family Suffix Decoding C = standard logic, F = enhanced, I = industrial temp —
Manufacturer — Intel (formerly Altera)
Core Supply Voltage — 1.425 V to 1.575 V (1.5 V nominal)
Number of Logic Elements (LEs) — 41,250
Number of LABs (Logic Array Blocks) — 4,125
Maximum User I/O Pins — 624
Number of I/O Banks — [DATA_NEEDED: I/O bank count]
High-Speed Transceivers — Integrated GX SerDes (channels, data rate: [DATA_NEEDED: per Stratix GX handbook])
Embedded DSP Blocks — Yes (DSP block count: [DATA_NEEDED: per device datasheet])
Package / Case — 1020-BBGA / 1020-FBGA
Package Size — 33 x 33 mm, 1.0 mm pitch
Supplier Device Package — 1020-FBGA (33 x 33)
MSL Level — [DATA_NEEDED: MSL rating]
Logic Family — CMOS (SRAM-based configuration)
Packaging — Tray / Bulk
Configuration Mode — Passive Serial / Fast Passive Parallel / JTAG (per Stratix GX handbook)

Datasheets & Resources

Browse All Products Create BOM Request Quote