EP1SGX40FF1020C5 vs EP1SGX40FF1020I6 Comparison

Detailed side-by-side comparison of EP1SGX40FF1020C5 by Intel and EP1SGX40FF1020I6 by Altera. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.

Specification Comparison

Parameter EP1SGX40FF1020C5 EP1SGX40FF1020I6
Brand Intel Altera
Category FPGA & CPLD FPGA & CPLD
Lifecycle Status NRND Obsolete
Family Stratix GX EP1SGX40
Logic Elements 41,250 41,250
Configurable Logic Blocks (CLBs) 4,125 —
Total RAM Bits 3,423,744 bits —
Number of I/O Banks [DATA_NEEDED: number of I/O banks] —
Transceiver Channels 20 (up to 3.125 Gbps) Up to 20 channels
Core Voltage 1.5 V (1.425 V to 1.575 V) —
Operating Temperature 0C to +85C (commercial, -C5 speed grade) -40 °C to +100 °C (Industrial)
Package 1020-ball FCBGA (FF), 1.00 mm pitch, 33 x 33 mm 1020-ball FineLine BGA
Seated Height 3.50 mm —
Process Technology CMOS, 0.13 um CMOS
Maximum User I/O [DATA_NEEDED: max user I/O count] —
DSP Blocks [DATA_NEEDED: DSP block count] —
PLLs [DATA_NEEDED: PLL count] —
Mounting Type Surface Mount Surface Mount
MSL Level [DATA_NEEDED: MSL rating] [DATA_NEEDED: MSL level]
RoHS Status [DATA_NEEDED: RoHS status] [DATA_NEEDED: RoHS status]
Series — Stratix® GX
Embedded Memory — 3,423,744 bits
User I/Os — 624
Logic Array Blocks (LABs) — 41,250
Core Voltage (VCCINT) — 1.5 V ±0.15 V
Temperature Grade — I (Industrial)
Max Transceiver Data Rate — 3.1875 Gbps
Transceiver Technology — CDR with embedded SERDES
Configuration — SRAM-based LUT

Datasheets & Resources

Browse All Products Create BOM Request Quote