EP20K100EFC324-1N vs EP20K100FC324-1V Comparison

Detailed side-by-side comparison of EP20K100EFC324-1N by Altera and EP20K100FC324-1V by Intel. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.

Specification Comparison

Parameter EP20K100EFC324-1N EP20K100FC324-1V
Brand Altera Intel
Category FPGA & CPLD FPGA & CPLD
Lifecycle Status Obsolete Obsolete
Family APEX-20KE —
Device Type FPGA (Field Programmable Gate Array) —
Logic Elements (LEs) 4160 —
Typical Gates 100,000 —
Maximum User I/O 246 —
Embedded System Blocks (ESBs) 53248 bits —
Package 324-BGA (FineLine BGA) —
Operating Temperature 0 C to 85 C 0C to +85C (commercial)
Propagation Delay 1.6 ns —
Internal Operating Frequency 250 MHz —
Core Voltage 1.8 V —
I/O Standard Support LVDS, SSTL, HSTL, LVTTL, LVCMOS —
Process Technology 0.15 µm all-layer copper CMOS —
JTAG Support IEEE 1149.1 boundary-scan —
Programming Technology SRAM-based (volatile, requires configuration device) —
MultiVolt I/O 1.8 V core with 3.3 V / 5.0 V I/O support —
Series — APEX-20K®
Number of Logic Elements / Cells — 4160
Total RAM Bits — 53248
Number of Gates (typical) — 100000
Number of I/O — 252
Number of LABs/CLBs — [DATA_NEEDED: number of Logic Array Blocks]
Number of EABs — [DATA_NEEDED: number of Embedded Array Blocks]
Supply Voltage - Core (VCCINT) — 2.375 V to 2.625 V
Supply Voltage - I/O (VCCIO) — 3.0 V / 3.3 V / 5.0 V tolerant (per I/O standard)
Speed Grade — -1V (commercial)
Mounting Type — Surface Mount
Package / Case — 324-FBGA (FineLine BGA, 19x19 mm)
Supplier Device Package — 324-FBGA
Number of PLLs — 4
I/O Standards Supported — LVCMOS, LVTTL, PCI, SSTL, GTL+, HSTL
Architecture — MultiCore (LUT + product-term + embedded memory)
Programming Interface — JTAG (IEEE 1149.1) / in-system
RoHS Status — [DATA_NEEDED: RoHS compliance]

Datasheets & Resources

Browse All Products Create BOM Request Quote