EPC2LC20NUBAF48 vs EPC2LC20 Comparison

Detailed side-by-side comparison of EPC2LC20NUBAF48 by Altera and EPC2LC20 by Altera. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.

Specification Comparison

Parameter EPC2LC20NUBAF48 EPC2LC20
Brand Altera Altera
Category FPGA & CPLD Memory ICs
Lifecycle Status Obsolete Nrnd
Stock Status In Stock In Stock
Unit Price (USD) $16.40 $7.20
Memory Type Non-volatile flash configuration PROM Non-volatile configuration PROM
Memory Density 2 Mbit (2,097,152 bits) β€”
Core Supply Voltage (VCC) 3.3 V (low-voltage 'L' variant) β€”
I/O Logic Levels 3.3 V LVCMOS (5V-tolerant inputs) β€”
Configuration Interface Altera serial (DATA, DCLK, nCS, ASDO) Serial (x1) to FPGA via DCLK/nCONFIG/nSTATUS/CONF_DONE
JTAG / ISP Support IEEE 1532 / JTAG in-system programming β€”
Cascade Support Yes - dedicated nCASC pin for 2-device chains Yes - daisy-chain multiple EPC2 devices via JTAG for larger bitstreams
Programming Voltage Internal 3.3V generation, no external VPP β€”
FPGA Compatibility APEX II, APEX 20K, Mercury, ACEX 1K, FLEX 10K, FLEX 6000 β€”
Package 20-pin Ultra FineLine BGA (UBGA, NU suffix) 20-pin PLCC (J-lead, 9x9 mm)
Operating Temperature -40C to +85C (industrial) -40C to +85C (industrial) [DATA_NEEDED: exact grade from datasheet]
Configuration Clock Internal oscillator (DCLK output to FPGA) β€”
Programming Tools Quartus II Programmer, ByteBlaster II, USB-Blaster β€”
RoHS Status [DATA_NEEDED: RoHS status] Non-Compliant (original Altera Pb-containing part)
Lead-Free [DATA_NEEDED: lead-free status] β€”
Memory Size β€” 1.6 Mbit
Programming Interface β€” IEEE 1149.1 (JTAG) ISP, 5.0-V and 3.3-V tolerant
Supply Voltage VCC β€” 3.0 V to 3.6 V (3.3-V operation)
ISP Voltage Range β€” 5.0 V or 3.3 V
Supported FPGA Families β€” ACEX 1K, APEX 20K/20KC/20KE, APEX II, Arria GX, Cyclone, Cyclone II, FLEX 10K, FLEX 6000, MAX 9000
Mounting Type β€” Surface Mount
Lead-Free Version β€” EPC2LC20N available as lead-free equivalent
Programming Support β€” Altera Programming Unit (APU), Quartus II, JTAG programmer
Boundary-Scan β€” IEEE 1149.1 compliant, 8-bit or 16-bit JTAG

Datasheets & Resources

Browse All Products Create BOM Request Quote