EPM3512AFC256-18 vs EPM3512AFC256-2 Comparison

Detailed side-by-side comparison of EPM3512AFC256-18 by Altera and EPM3512AFC256-2 by Altera. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.

Specification Comparison

Parameter EPM3512AFC256-18 EPM3512AFC256-2
Brand Altera Altera
Category FPGA & CPLD FPGA & CPLD
Lifecycle Status Obsolete Obsolete
Stock Status In Stock In Stock
Unit Price (USD) $17.20 $14.85
Family MAX 3000A MAX 3000A
Macrocells 512 512
Logic Array Blocks (LABs) 16 16
Maximum User I/O Pins 212 212
Pin-to-Pin Delay (tPD1) 18 ns β€”
Global Clock Networks 4 β€”
VCCINT (Core Supply) 3.0 V to 3.6 V (3.3 V typical) β€”
VCCIO (I/O Supply) 2.5 V or 3.3 V (MultiVolt) β€”
Operating Temperature [DATA_NEEDED: industrial/commercial grade] 0C to +70C (commercial)
Programming Technology EEPROM (non-volatile) β€”
In-System Programming IEEE Std. 1532 / JTAG (IEEE Std. 1149.1) β€”
Package 256-ball FineLine BGA (FCBGA) BGA-256 (FineLine BGA)
Ball Pitch 1.0 mm 1.0 mm
RoHS Status [DATA_NEEDED: not specified in retrieved data] [DATA_NEEDED: RoHS status]
Mounting Type Surface Mount β€”
Propagation Delay (tPD, -2 grade) β€” [DATA_NEEDED: tPD ns]
Maximum Operating Frequency β€” [DATA_NEEDED: fMAX MHz]
Core Supply Voltage β€” 3.3 V
I/O Output Drive Voltage β€” 2.5 V or 3.3 V (MultiVolt)
Input Tolerance β€” 2.5 V, 3.3 V, 5.0 V tolerant
Programming Interface β€” JTAG (IEEE Std 1149.1) / ByteBlaster
Process Technology β€” 0.30 um CMOS EEPROM
Speed Grade β€” -2

Datasheets & Resources

Browse All Products Create BOM Request Quote