EPM3512AQC208-10N vs EPM3512AQC208-10 Comparison
Detailed side-by-side comparison of EPM3512AQC208-10N by Intel and EPM3512AQC208-10 by Altera. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.
Specification Comparison
| Parameter | EPM3512AQC208-10N | EPM3512AQC208-10 |
|---|---|---|
| Brand | Intel | Altera |
| Category | FPGA & CPLD | FPGA & CPLD |
| Lifecycle Status | Obsolete | Obsolete |
| Stock Status | In Stock | In Stock |
| Unit Price (USD) | $42.80 | $22.10 |
| Family | MAX 3000A | MAX 3000A |
| Device Type | CPLD (Complex Programmable Logic Device) | β |
| Macrocells | 512 | 512 |
| Usable Gates | Up to 10,000 | 10,000 |
| Logic Array Blocks (LABs) | 16 | 32 |
| User I/Os | 172 | 208 |
| Package | 208-pin PQFP (Plastic Quad Flat Pack) | 208-pin PQFP |
| Supply Voltage | 3.3 V | β |
| Pin-to-Pin Delay | 4.5 ns (-10 speed grade) | β |
| Maximum Internal Frequency | 227.3 MHz | β |
| Speed Grade | -10 | β |
| Process Technology | CMOS EEPROM | β |
| In-System Programming | IEEE Std. 1149.1 JTAG, IEEE Std. 1532 | β |
| Boundary-Scan Test (BST) | Built-in, IEEE 1149.1 compliant | β |
| I/O Standards | MultiVolt (1.8V / 2.5V / 3.3V) | β |
| Operating Temperature | 0 C to 70 C (commercial) | 0C to +70 C (commercial) |
| RoHS Status | [DATA_NEEDED: RoHS status not in verified web data] | [DATA_NEEDED: RoHS status not in verified data] |
| Propagation Delay (tPD) | β | 7.5 ns |
| Maximum Frequency (fCNT) | β | 116.3 MHz |
| Supply Voltage (VCCINT) | β | 3.3 V |
| Configuration Memory | β | EEPROM (non-volatile) |
| In-System Programmability | β | Yes (IEEE Std. 1532) |
| JTAG Boundary Scan | β | Yes (IEEE 1149.1) |
| PCI Compliance | β | PCI Local Bus Spec Rev. 2.2 (-10 speed grade) |