EPM5130LC vs EPM5130WC-1 Comparison

Detailed side-by-side comparison of EPM5130LC by Altera and EPM5130WC-1 by Intel. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.

Specification Comparison

Parameter EPM5130LC EPM5130WC-1
Brand Altera Intel
Category FPGA & CPLD FPGA & CPLD
Lifecycle Status Obsolete Obsolete
Series MAX 5000 MAX 5000
Family MAX 5000 (EPM51xx) —
Macrocells 128 —
Logic Array Blocks (LABs) 8 —
User I/O Pins 48 Up to 100
Total Inputs (Dedicated + I/O) 68 —
Dedicated Inputs 19 —
Propagation Delay (tPD) 55 ns —
Maximum Internal Clock Frequency 50 MHz —
Global Clock Inputs 1 —
Configuration Technology UV-Erasable / OTP EPROM —
Process Technology CMOS (0.7 um EPROM) CMOS EPROM
Supply Voltage (VCC) 4.5 V to 5.5 V —
I/O Standard TTL-compatible —
Package JLCC-68 (J-Lead Ceramic Chip Carrier) —
Operating Temperature [DATA_NEEDED: commercial/industrial/military grade] [DATA_NEEDED: operating temperature range]
Mounting Type Surface Mount Surface Mount
RoHS Status Non-compliant (ceramic JLCC, contains lead) [DATA_NEEDED: RoHS compliance]
Manufacturer — Altera (now Intel)
Device Type — CPLD (Complex Programmable Logic Device)
Macrocell Count — 128
Logic Array Blocks — Multiple LABs (per MAX 5000 architecture)
Propagation Delay (tpd) — 40 ns
Maximum Clock Frequency — 50 MHz
Erasure Method — UV (ultraviolet, windowed package)
Package Type — 100-pin Ceramic QFP (Windowed)
Supply Voltage — [DATA_NEEDED: VCC nominal]
Programmable — Yes (UV-erasable, non-volatile)
Logic Family — MAX 5000 (Altera)
Configuration Memory — EPROM (on-chip)

Datasheets & Resources

Browse All Products Create BOM Request Quote