EPM5192AQM100-20 vs EPM5192AQC100-15 Comparison

Detailed side-by-side comparison of EPM5192AQM100-20 by Intel and EPM5192AQC100-15 by Altera. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.

Specification Comparison

Parameter EPM5192AQM100-20 EPM5192AQC100-15
Brand Intel Altera
Category FPGA & CPLD FPGA & CPLD
Lifecycle Status Obsolete Obsolete
Stock Status In Stock In Stock
Unit Price (USD) $8.20 $9.95
Device Family MAX 5000 (EPLD / classic CPLD) β€”
Logic Elements 192 macrocells across 12 Logic Array Blocks (LABs) β€”
Number of LABs 12 β€”
User I/O Lines 64 β€”
Dedicated Inputs 7 7
Pin-to-Pin Propagation Delay (tPD) 33 ns β€”
Maximum Clock Frequency (fMAX) 66.7 MHz β€”
Package 100-pin PQFP (JESD-30 code R-PQFP-G100) 100-pin PQFP (R-PQFP-G100)
Mounting Type Surface Mount Surface Mount
Process Technology CMOS EPROM-based β€”
Configuration Memory On-chip EPROM (non-volatile, one-time programmable in this package) EPROM (UV-erasable, OTP)
Boundary-Scan Test JTAG / IEEE 1149.1 compatible β€”
External Clock Input Yes (global clock pin) β€”
Operating Temperature Grade [DATA_NEEDED: explicit temperature grade from datasheet] β€”
Supply Voltage [DATA_NEEDED: VCC range from datasheet] β€”
RoHS Status [DATA_NEEDED: verified from manufacturer product page] [DATA_NEEDED: RoHS compliance status]
Manufacturer β€” Altera (now Intel)
Family β€” MAX 5000
Device Type β€” UV-Erasable / OTP Complex PLD (CPLD)
Technology β€” CMOS
Macrocells β€” 192
Logic Array Blocks (LABs) β€” 12
Propagation Delay (tPD) β€” 25 ns (-15 speed grade)
Total Inputs β€” 72
User I/O Pins β€” 64
External Clock Inputs β€” 1
Interconnect β€” Programmable Interconnect Array (PIA)
Operating Temperature β€” [DATA_NEEDED: operating temperature range]

Datasheets & Resources

Browse All Products Create BOM Request Quote