EPM5192JC1 vs EPM5192JC68 Comparison

Detailed side-by-side comparison of EPM5192JC1 by Intel and EPM5192JC68 by Altera. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.

Specification Comparison

Parameter EPM5192JC1 EPM5192JC68
Brand Intel Altera
Category FPGA & CPLD FPGA & CPLD
Lifecycle Status Obsolete Nrnd
Stock Status In Stock In Stock
Unit Price (USD) $48.30 $15.85
Family MAX 5000 (MAX 5xxx CPLD) β€”
Manufacturer Intel (formerly Altera Corporation) β€”
Macro Cells 192 β€”
Usable Gates 3750 β€”
Maximum Operating Frequency 62.5 MHz β€”
Supply Voltage (VCC) 5 V (nominal) β€”
Process Technology 0.5 Β΅m CMOS, UV-erasable EPROM β€”
Propagation Delay (typ) [DATA_NEEDED: propagation delay in ns] β€”
I/O Pins [DATA_NEEDED: I/O pin count] β€”
Package [DATA_NEEDED: exact package from datasheet] β€”
Mounting Type [DATA_NEEDED: surface mount or through-hole] Surface Mount (PLCC socket compatible)
Operating Temperature [DATA_NEEDED: operating temp range] 0C to 70C (commercial, JC suffix)
Programming Interface JTAG-compatible (Altera MAX 5xxx) β€”
Logic Blocks (LABs) 24 (8 macrocells per LAB) β€”
RoHS Status unknown [DATA_NEEDED: RoHS compliance]
AEC-Q100 not_applicable β€”
Lifecycle Obsolete - last-time-buy stock only at franchised distributors β€”
Device Family β€” MAX 5000
Product Type β€” EPLD (Erasable Programmable Logic Device)
Logic Elements / Macrocells β€” 192 macrocells
User I/O Pins β€” 76
Number of Pins β€” 68
Package Type β€” PLCC-68 (J-Lead)
Supply Voltage β€” [DATA_NEEDED: VCC]
Pin-to-Pin Delay (tPD) β€” [DATA_NEEDED: tPD]
Maximum Frequency (fMAX) β€” [DATA_NEEDED: fMAX]
Configuration Memory β€” UV-Erasable EPROM
Programmable Interconnect β€” Programmable Logic Array + Macrocells
Dedicated Inputs β€” 12
Clock Pins β€” 4 dedicated
Programming Tool β€” MAX+PLUS II (legacy)

Datasheets & Resources

Browse All Products Create BOM Request Quote