EPM7128SQC100-10 vs EPM7128STC100-10 Comparison
Detailed side-by-side comparison of EPM7128SQC100-10 by Altera and EPM7128STC100-10 by Altera. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.
Altera
EPM7128STC100-10 - 128-Macro MAX 7000S CPLD, 10ns TQFP-100 | Intel / Altera
EPM7128STC100-10 ObsoleteSpecification Comparison
| Parameter | EPM7128SQC100-10 | EPM7128STC100-10 |
|---|---|---|
| Brand | Altera | Altera |
| Category | FPGA & CPLD | FPGA & CPLD |
| Lifecycle Status | Obsolete | Obsolete |
| Stock Status | In Stock | In Stock |
| Unit Price (USD) | $9.85 | $7.10 |
| Family | MAX 7000S | MAX 7000S |
| Device Type | CPLD (Complex Programmable Logic Device) | CPLD (Complex Programmable Logic Device) |
| Macro Cells | 128 | 128 |
| Logic Elements / Gates | 2,500 usable gates | β |
| Maximum User I/O | 84 | β |
| Logic Array Blocks (LABs) | 16 | β |
| Maximum Operating Frequency | 100 MHz | β |
| Pin-to-Pin Logic Delay (tPD) | 10 ns | β |
| Supply Voltage | 5 V | β |
| Process Technology | 5V CMOS, EEPROM-based | β |
| Programmability | In-System Programmable (ISP) via JTAG | In-System Programmable (JTAG, IEEE 1149.1), EEPROM |
| Package | 100-pin PQFP (Plastic Quad Flat Pack) | TQFP-100 (C100) |
| Operating Temperature | 0C to +70C (commercial) | 0C to +70C (commercial) |
| Mounting Type | Surface Mount | Surface Mount |
| RoHS Status | [DATA_NEEDED: rohs_status] | [DATA_NEEDED: RoHS compliance status not in provided data] |
| Usable Gates | β | 2,500 |
| User I/Os | β | 84 |
| Logic Array Blocks | β | 8 (16 macrocells per LAB) |
| Propagation Delay (tPD) | β | 10 ns |
| Internal Counter Frequency (fCNT) | β | 100 MHz |
| Logic Family | β | CMOS |
| Supply Voltage (VCCINT) | β | 5 V |
| MultiVolt I/O Voltage | β | 3.3 V / 5 V |
| Pin Count | β | 100 |