EPM7192EGM160-20 vs EPM7192SQC160-10 Comparison
Detailed side-by-side comparison of EPM7192EGM160-20 by Altera and EPM7192SQC160-10 by Altera. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.
Altera
EPM7192EGM160-20 - 192-Macrocell MAX 7000 CPLD, 20ns PGA-160 | Altera
EPM7192EGM160-20 ObsoleteAltera
EPM7192SQC160-10 - 192-Macro MAX 7000S CPLD, 100MHz, PQFP-160 | Intel / Altera
EPM7192SQC160-10 NrndSpecification Comparison
| Parameter | EPM7192EGM160-20 | EPM7192SQC160-10 |
|---|---|---|
| Brand | Altera | Altera |
| Category | FPGA & CPLD | FPGA & CPLD |
| Lifecycle Status | Obsolete | Nrnd |
| Stock Status | In Stock | In Stock |
| Unit Price (USD) | $15.60 | $18.25 |
| Family | MAX 7000 | MAX 7000S |
| Device Type | EE CMOS CPLD (Electrically Erasable) | β |
| Macrocells | 192 | 192 |
| Logic Array Blocks (LABs) | 12 | 4 |
| Usable Gates | 600 to 5,000 | 3750 |
| Maximum User I/O Pins | 120 | β |
| Package | PGA-160 (160-pin Pin Grid Array) | PQFP-160 (SQC) 28x28 mm |
| Speed Grade | -20 (20 ns pin-to-pin) | β |
| Pin-to-Pin Propagation Delay | 20 ns | β |
| Counter Frequency (max) | 175.4 MHz | β |
| I/O Standards | 3.3 V or 5 V configurable | β |
| Global Clock Inputs | 2 (GCLK1, GCLK2) | β |
| In-System Programming | Yes (JTAG IEEE 1149.1) | β |
| Program/Erase Endurance | 100 cycles (EEPROM) | β |
| Operating Temperature | -40C to +125C (industrial) | β |
| Technology Node | CMOS, second-generation MAX architecture | β |
| RoHS Status | [DATA_NEEDED: RoHS status] | [DATA_NEEDED: RoHS status] |
| User I/Os | β | 124 |
| Propagation Delay (tPD) | β | 10 ns |
| Maximum Operating Frequency | β | 100 MHz |
| Supply Voltage (VCCINT) | β | 5.0 V |
| Program Memory Type | β | EEPROM |
| In-System Programmability | β | Yes (JTAG IEEE 1149.1) |
| Pin/Package Type | β | Surface Mount, Gull-Wing |
| Operating Temperature (Commercial) | β | 0C to +70C |
| Lead Finish | β | [DATA_NEEDED: lead finish] |