EP2A25F672C7N vs EP2A25B652C8 Vergleich

Detaillierter Direktvergleich von EP2A25F672C7N von Altera und EP2A25B652C8 von Altera. Vergleichen Sie die wichtigsten Spezifikationen, elektrischen Parameter, Gehäuse, Lebenszyklusstatus, Preise und Verfügbarkeit, um das beste Bauteil für Ihre Designanforderungen zu ermitteln.

Altera
EP2A25B652C8 EP2A25B652C8 - Altera APEX II FPGA, 25K LE, BGA-652 | Intel FPGA

EP2A25B652C8 - Altera APEX II FPGA, 25K LE, BGA-652 | Intel FPGA

EP2A25B652C8 ⚠ Letzte Bestellmöglichkeit

Spezifikationsvergleich

Parameter EP2A25F672C7N EP2A25B652C8
Marke Altera Altera
Kategorie FPGA & CPLD FPGA & CPLD
Lebenszyklusstatus Obsolete Letzte Kaufgelegenheit
Lagerstatus In Stock In Stock
Stückpreis (USD) $195,00 $198,00
Family APEX II APEX II (EP2A25)
Logic Elements 24,320 cells [DATA_NEEDED: exact LE count, ~16K-25K typical for EP2A25]
System Gates Approximately 900,000 —
User I/Os 492 —
Propagation Delay (tPD) 1.69 ns —
Internal Operating Frequency Up to 500 MHz —
Core Voltage (VCCINT) 1.5 V —
Process Technology 0.15 µm all-layer copper (up to 8 metal layers) 0.15-micron CMOS
Logic Family CMOS —
Package Type 672-ball FC-FBGA (FineLine BGA) —
Package Body Size 27 x 27 mm —
Ball Pitch 1.0 mm —
Betriebstemperatur 0 °C to 85 °C (commercial) 0C to +85C (Commercial)
High-Speed I/O Support True-LVDS, LVPECL, PCML, HyperTransport up to 1 Gbps —
Programmable Logic Type Loadable PLD (in-system programmable) —
Embedded Memory Embedded System Blocks (ESB) configurable as dual-port RAM/ROM Embedded System Blocks (ESBs) - dual-port RAM, ROM, CAM
PLLs Up to 4 [DATA_NEEDED: number, typically 4 for APEX II]
Montageart Surface Mount Surface Mount (BGA)
RoHS-Status [DATA_NEEDED: RoHS compliance] [DATA_NEEDED: per datasheet label, most APEX II BGA parts are lead-free but non-RoHS]
Series — APEX II
Maximum User I/O Pins — [DATA_NEEDED: per datasheet - approximate 380-420 for BGA-652]
Gehäuse — BGA-652 (FineLine BGA)
Pin/Ball Count — 652
Speed Grade — -8
Hardware Multipliers — Yes (dedicated DSP blocks)
LVDS Support — Yes (multi-gigabit LVDS pairs)
Configuration Modes — Passive Serial, Passive Parallel, JTAG
I/O Standards — LVTTL, LVCMOS, SSTL, HSTL
Lead-Free — [DATA_NEEDED: per datasheet]

Datenblätter & Ressourcen

Alle Produkte durchsuchen BOM erstellen Angebot anfordern