EP2A25F672C9 vs EP2A25F724 Vergleich

Detaillierter Direktvergleich von EP2A25F672C9 von Altera und EP2A25F724 von Altera. Vergleichen Sie die wichtigsten Spezifikationen, elektrischen Parameter, Gehäuse, Lebenszyklusstatus, Preise und Verfügbarkeit, um das beste Bauteil für Ihre Designanforderungen zu ermitteln.

Spezifikationsvergleich

Parameter EP2A25F672C9 EP2A25F724
Marke Altera Altera
Kategorie FPGA & CPLD Memory ICs
Lebenszyklusstatus NRND NRND
Lagerstatus In Stock In Stock
Stückpreis (USD) $700,00 $112,00
Family APEX II —
Logic Elements (LE) Approximately 25,000 —
Macro Cells 2432 —
User I/O 492 —
Gehäuse 672-ball FCBGA (FineLine BGA) 724-ball FineLine BGA
Package Dimensions 27 mm x 27 mm —
Ball Pitch 1.0 mm —
Process Technology 0.15 µm all-layer copper, up to 8 metal layers —
Logic Family CMOS —
Propagation Delay 1.69 ns —
Betriebstemperatur 0°C to 85°C (Commercial) [DATA_NEEDED: operating temperature grade]
Versorgungsspannung [DATA_NEEDED: core VCC voltage] [DATA_NEEDED: VCC nominal]
I/O Standards LVTTL, LVCMOS, PCI, LVDS, HSTL, SSTL (multi-voltage 1.5/1.8/2.5/3.3 V) —
Configuration Passive Serial, Passive Parallel Synchronous, JTAG —
Embedded Memory ESBs for dual-port RAM, ROM, FIFO —
Montageart Surface Mount Surface Mount (BGA)
RoHS-Status [DATA_NEEDED] Compliant
Device Type — Enhanced Configuration Device (EPC)
Target FPGA Family — Altera APEX II (EP2A-series)
Memory Technology — Flash (non-volatile, no battery required)
Configuration Modes — Passive Serial, Passive Parallel Async, Passive Parallel Sync
JTAG Support — IEEE Std. 1149.1 (boundary-scan / ISP)
Multi-Device Configuration — Yes - supports daisy-chained APEX II FPGAs
In-System Programmability — Yes (via JTAG)
On-chip Oscillator — Yes (internal configuration clock)
User Flash Region — Yes (separate from configuration data)
Lebenszyklusstatus — Not Recommended for New Designs (NRND) - Altera acquired by Intel 2015

Datenblätter & Ressourcen

Alle Produkte durchsuchen BOM erstellen Angebot anfordern