EP2A25F724 vs EP2A25F672C7 Vergleich

Detaillierter Direktvergleich von EP2A25F724 von Altera und EP2A25F672C7 von Altera. Vergleichen Sie die wichtigsten Spezifikationen, elektrischen Parameter, Gehäuse, Lebenszyklusstatus, Preise und Verfügbarkeit, um das beste Bauteil für Ihre Designanforderungen zu ermitteln.

Spezifikationsvergleich

Parameter EP2A25F724 EP2A25F672C7
Marke Altera Altera
Kategorie Memory ICs FPGA & CPLD
Lebenszyklusstatus NRND NRND
Lagerstatus In Stock In Stock
Stückpreis (USD) $112,00 $118,00
Device Type Enhanced Configuration Device (EPC) —
Target FPGA Family Altera APEX II (EP2A-series) —
Memory Technology Flash (non-volatile, no battery required) —
Configuration Modes Passive Serial, Passive Parallel Async, Passive Parallel Sync —
Gehäuse 724-ball FineLine BGA 672-ball FCBGA (FineLine BGA)
JTAG Support IEEE Std. 1149.1 (boundary-scan / ISP) —
Multi-Device Configuration Yes - supports daisy-chained APEX II FPGAs —
In-System Programmability Yes (via JTAG) —
Betriebstemperatur [DATA_NEEDED: operating temperature grade] 0C to +85C (Commercial)
Versorgungsspannung [DATA_NEEDED: VCC nominal] —
On-chip Oscillator Yes (internal configuration clock) —
User Flash Region Yes (separate from configuration data) —
Montageart Surface Mount (BGA) —
RoHS-Status Compliant [DATA_NEEDED: RoHS status]
Lebenszyklusstatus Not Recommended for New Designs (NRND) - Altera acquired by Intel 2015 —
Product Family — APEX II
Logic Elements — 25,000
Maximum System Gates — 1,650,000
Maximum RAM Bits — 422,976
User I/O Count — 492
Process Technology — 0.15-um all-layer copper, up to 8 metal layers
Supply Voltage (Core) — 1.5 V
LVDS Data Rate — 1 Gbps per channel (True-LVDS)
I/O Standards Supported — LVDS, LVPECL, PCML, HyperTransport
Speed Grade — -7
Configuration Mode — Passive Serial, Passive Parallel, JTAG
Embedded System Blocks (ESB) — Yes - RAM, ROM, CAM, multiplier support

Datenblätter & Ressourcen

Alle Produkte durchsuchen BOM erstellen Angebot anfordern