EPM5192LI-2 vs EPM5192LC84-2 Vergleich
Detaillierter Direktvergleich von EPM5192LI-2 von Altera und EPM5192LC84-2 von Altera. Vergleichen Sie die wichtigsten Spezifikationen, elektrischen Parameter, Gehäuse, Lebenszyklusstatus, Preise und Verfügbarkeit, um das beste Bauteil für Ihre Designanforderungen zu ermitteln.
Spezifikationsvergleich
| Parameter | EPM5192LI-2 | EPM5192LC84-2 |
|---|---|---|
| Marke | Altera | Altera |
| Kategorie | FPGA & CPLD | FPGA & CPLD |
| Lebenszyklusstatus | Obsolete | Obsolete |
| Lagerstatus | In Stock | In Stock |
| Stückpreis (USD) | $7,90 | $7,10 |
| Family | MAX 5000 | MAX 5000 |
| Device Type | EPLD (Erasable/OTP Complex PLD) | EPLD (UV-Erasable / OTP Complex PLD) |
| Macrocells | 192 | 192 |
| Logic Array Blocks (LABs) | 12 | — |
| User I/O | 64 | — |
| Total Inputs | 72 (7 dedicated + 64 I/O) | — |
| Propagation Delay (tpd) | 55 ns (max) | — |
| Maximum Internal Frequency | 100 MHz | — |
| Versorgungsspannung | 4.5 V to 5.5 V | 5 V (TTL-compatible I/O) |
| Betriebstemperatur | -40 C to +85 C (industrial) | Commercial (0C to +70C) |
| Typical Power Dissipation | 600 mW at 5 V / 25 C | — |
| Technology | CMOS, UV-erasable / OTP | CMOS, UV-erasable / OTP |
| Gehäuse | 84-pin PLCC (J-lead), JEDEC S-PQCC-J84 | 84-pin PLCC (LC) |
| Montageart | Surface Mount | Surface Mount |
| RoHS-Status | [DATA_NEEDED: RoHS status] | Non-compliant (SnPb lead finish typical for this vintage) |
| Design Toolchain | Altera MAX+plus II | — |
| Speed Grade | — | -2 |
| Logic Elements | — | AND-OR array with macrocell flip-flops |
| Programming Method | — | Altera legacy programmer (JEDEC bitstream) |
| Lebenszyklusstatus | — | Obsolete (last Altera MAX 5000 production) |
| JTAG Support | — | Vendor-specific programming interface (pre-IEEE 1532) |
| I/O Standard | — | TTL, 5V CMOS-compatible |