EPM5192LI84 vs EPM5192ALI84-20 Vergleich

Detaillierter Direktvergleich von EPM5192LI84 von Altera und EPM5192ALI84-20 von Altera. Vergleichen Sie die wichtigsten Spezifikationen, elektrischen Parameter, Gehäuse, Lebenszyklusstatus, Preise und Verfügbarkeit, um das beste Bauteil für Ihre Designanforderungen zu ermitteln.

Spezifikationsvergleich

Parameter EPM5192LI84 EPM5192ALI84-20
Marke Altera Altera
Kategorie FPGA & CPLD FPGA & CPLD
Lebenszyklusstatus Obsolete Obsolete
Lagerstatus In Stock In Stock
Stückpreis (USD) $21,60 $9,90
Device Family MAX 5000 —
Product Type UV-Erasable/OTP Complex PLD (CPLD) —
Usable Gates 3,750 gates —
Macro Cells 192 —
Maximum Toggle Frequency 40 MHz —
Pin-to-Pin Delay (tPD) 25 ns —
Supply Voltage (VCC) 5 V (single supply) —
User I/O Pins 64 (max) —
Betriebstemperaturbereich -40 °C to +85 °C (industrial) —
Package Type 84-pin PLCC (J-lead, package code J84/QCCJ) PLCC-84 (PQCC-84)
Montageart Surface Mount (socket-compatible) Surface Mount (PLCC socket compatible)
Configuration Memory OTP / UV-erasable EPROM —
Programming Method Stand-alone programmer (no JTAG on LI84 OTP variant) —
RoHS-Status [DATA_NEEDED: RoHS compliance status] [DATA_NEEDED: RoHS status - Altera MAX 5000 series is generally legacy and may not be RoHS compliant]
Logic Compatibility TTL-compatible I/O —
Family — MAX 5000
Device Type — EPLD (UV-erasable / OTP Complex PLD)
Macrocells — 192
Process Technology — CMOS, EPROM-based
Propagation Delay (tPD) — 20 ns (pin-compatible speed grade)
User I/O Pins (max) — 84 (in PLCC-84 package)
Versorgungsspannung — 5 V (single supply, TTL-compatible I/O)
Operating Temperature Grade — Industrial (I)
Package Code — QCCJ (Plastic Leaded Chip Carrier, J-bend)
No. of Terminals — 84
Form of Terminal — J-BEND
Programmability — UV-erasable / one-time programmable (OTP)
Logic Type — Combinatorial and registered, per-macrocell DFF
I/O Standard — TTL-compatible

Datenblätter & Ressourcen

Alle Produkte durchsuchen BOM erstellen Angebot anfordern