EPM7128AETC100-7N vs EPM7128AETC100-10N Vergleich
Detaillierter Direktvergleich von EPM7128AETC100-7N von Altera und EPM7128AETC100-10N von Intel. Vergleichen Sie die wichtigsten Spezifikationen, elektrischen Parameter, Gehäuse, Lebenszyklusstatus, Preise und Verfügbarkeit, um das beste Bauteil für Ihre Designanforderungen zu ermitteln.
Intel
EPM7128AETC100-10N - MAX 7000AE 128-Macrocell CPLD | Intel | TQFP-100
EPM7128AETC100-10N ObsoleteSpezifikationsvergleich
| Parameter | EPM7128AETC100-7N | EPM7128AETC100-10N |
|---|---|---|
| Marke | Altera | Intel |
| Kategorie | FPGA & CPLD | FPGA & CPLD |
| Lebenszyklusstatus | NRND | Obsolete |
| Lagerstatus | In Stock | In Stock |
| Stückpreis (USD) | $31,80 | $9,95 |
| Family | MAX 7000A | MAX 7000AE |
| Device Type | CPLD - Complex Programmable Logic Device | CPLD (Complex Programmable Logic Device) |
| Macro Cells | 128 | — |
| Usable Gates | 2,500 | 2500 |
| Logic Array Blocks (LABs) | 4 | — |
| User I/Os | 84 | 84 |
| Propagation Delay (tpd) | 7.5 ns | — |
| Counter Frequency (max) | 129.9 MHz | — |
| Internal Frequency (max) | 250 MHz | — |
| Core Supply Voltage | 3.3 V | — |
| Logic Family | CMOS | — |
| Pin-Anzahl | 100 | — |
| Gehäuse | 100-TQFP | TQFP-100 |
| Montageart | Surface Mount | Surface Mount |
| Betriebstemperatur | 0 C to +70 C (Commercial) | 0C to +70C (commercial) |
| Programming Interface | JTAG (IEEE 1149.1) / ISP | — |
| RoHS-Status | [DATA_NEEDED: RoHS status] | — |
| Process Technology | 0.30 µm EEPROM CMOS | CMOS EEPROM |
| Series | — | EPM7128AE |
| Macrocells | — | 128 |
| Logic Array Blocks | — | 16 |
| Supply Voltage (Core) | — | 3.3 V |
| I/O Tolerance | — | 5.0 V tolerant |
| Pin-to-Pin Delay (tPD) | — | 10 ns |
| Speed Grade | — | -10 |
| Maximum Frequency | — | [DATA_NEEDED: maximum toggle frequency] |
| Programming | — | JTAG (IEEE 1149.1) ISP / EEPROM |
| Lead-Free / RoHS | — | Yes (N suffix) |
| Architecture | — | Multiple Array MatriX (MAX) - 2nd generation |
| PCI Compliance | — | Yes (33 MHz, -10 grade per PCI SIG 2.2) |