ADC/DAC
Productos (2518)
MAX1091BCEI+T - 250ksps 10-Bit 8-Ch ADC | Maxim Integrated | QSOP-28
The Maxim Integrated (Analog Devices) MAX1091BCEI+T is a low-power, 10-bit, 250 ksps successive-approximation analog-to-digital converter (ADC) with 4 or 8 input channels, an internal +2.5 V reference, and a high-speed parallel interface, housed in a 28-pin SSOP/QSOP package. An ADC (analog-to-digital converter) is a data-acquisition integrated circuit that samples continuous analog voltage signals and encodes them into discrete digital codes for use by microcontrollers, DSPs, or processors. Successive-approximation register (SAR) ADCs like the MAX1091BCEI+T sit in the broader data-converter taxonomy between lower-speed delta-sigma and higher-speed flash architectures, offering a balanced trade-off of speed, accuracy, and power consumption. They are widely used in industrial control, instrumentation, motor control, and portable battery-powered monitoring systems where mid-range sampling rates (10 ksps to 1 Msps) are sufficient. Key features of the MAX1091BCEI+T include 250 ksps sampling rate across 8 single-ended or 4 differential input channels, an internal +2.5 V reference (eliminating the need for an external reference chip), automatic power-down between conversions with 2 microseconds wake-up time, an on-chip clock, and a byte-wide parallel digital interface. The architecture integrates a track-and-hold amplifier ahead of the SAR core so the input remains stable during the conversion cycle, allowing accurate acquisition of multiplexed channels at full speed. From an electrical perspective, the device operates from a single +3 V supply, draws only a few milliamps during active conversion, and reduces to microamp-level current in power-down mode. This makes it well suited to battery-powered or power-budgeted embedded designs. The internal +2.5 V reference typically offers ±25 ppm/°C temperature drift or better, removing the BOM cost of an external shunt reference and the associated board area in space-constrained layouts. Typical applications include multi-channel data-acquisition front ends in industrial PLCs, process-control sensor read panels, handheld digital multimeters, motor-current monitoring in variable-frequency drives, and portable medical monitoring instrumentation. The combination of selectable 4-/8-channel input MUX, internal reference, and parallel interface reduces external component count, accelerating design-in versus discrete ADC + op-amp + reference chains. When designing with this part, ensure the digital interface signals are routed away from analog inputs to minimize digital-to-analog crosstalk. Decouple AVDN and DVDD separately with 0.1 µF ceramic caps close to the pins. The reference decoupling capacitor value is given in the Maxim datasheet and must not be omitted, since it sets reference settling bandwidth. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found in the Maxim datasheet alone, giving an engineer a single reference for selection, sourcing, and PCB integration of the MAX1091BCEI+T.
MAX1091BEEI+T - 10-Bit 250ksps 8-Ch SAR ADC w/ Reference | Maxim
The Maxim Integrated MAX1091BEEI+T is a 250 ksps, +3 V, 8-channel, 10-bit successive-approximation analog-to-digital converter (SAR ADC) with an internal +2.5 V reference and a byte-wide parallel interface, housed in a 28-pin QSOP (EIAJ) package. It combines low power consumption, automatic power-down between conversions, 2 µs wake-up, and a separate VLOGIC pin that lets the digital interface run from +1.8 V to +5.5 V while the analog core stays on a single +3 V supply. An ADC (analog-to-digital converter) is a mixed-signal integrated circuit that quantizes a continuous analog input voltage into a discrete binary code. Within the broader taxonomy, the MAX1091 belongs to SAR ADCs -> data converters -> data acquisition ICs -> signal chain -> semiconductor. SAR architectures use a binary-search capacitor DAC and a single comparator to resolve N bits in N clock cycles, trading speed for excellent DC accuracy, intrinsic monotonicity, and zero pipeline latency. That makes them the dominant choice for multiplexed multi-channel systems, precision instrumentation, and control loops where a deterministic per-channel conversion time matters more than raw throughput. Key differentiating features of the MAX1091 include 8 single-ended analog input channels (vs. 4 on the MAX1093), 250 ksps maximum sample rate, true 10-bit linearity with no missing codes, an internal +2.5 V reference (also usable as an external drive), hardware- and software-configurable power-down modes that drop supply current to microamp levels between conversions, and an on-chip 4 MHz SAR oscillator that eliminates the need for an external clock. The wide +1.8 V to +5.5 V VLOGIC range lets the part drop directly onto the bus of 1.8 V DSPs, 2.5 V FPGAs, 3.3 V ASICs or 5 V microcontrollers without level shifters. Architecturally, the device integrates an 8:1 input mux, a fully differential switched-capacitor DAC, an internal +2.5 V bandgap reference, a comparator, a successive-approximation register, a wide parallel output latch, and the power-down/wake-up sequencer. Automatic power-down between conversions keeps average current extremely low in low-duty-cycle applications; in continuous 250 ksps operation the part draws a few milliamps from AVDD and a fraction of that from DVDD. Typical applications include 4–20 mA sensor-conditioning front ends, portable data loggers, battery-powered medical instrumentation, multi-channel PLC analog input modules, and touch/position sensing front ends. The +3 V single-supply operation, internal reference and tiny QSOP-28 footprint also make it attractive for space-constrained designs that still need more than 4 channels. When designing with this part, observe the AVDD/DVDD decoupling guidelines in the Maxim datasheet: place a 0.1 µF ceramic close to each supply pin and a bulk tantalum or ceramic on AVDD, keep analog input traces short and guarded, and bypass REF to AGND with the recommended 4.7 µF capacitor to minimize reference noise. The internal reference has limited drive capability, so treat REF as a low-current bias node, not a system rail.
MAX1092BEEG - 400ksps 10-Bit 4-Ch ADC +2.5V Ref | Maxim Integrated
The Maxim Integrated MAX1092BEEG is a 400 ksps, 10-bit, +5V, 4-/8-channel successive-approximation analog-to-digital converter (ADC) with an internal +2.5V reference and a high-speed byte-wide parallel interface, housed in a 24-pin QSOP package (B = industrial temperature grade). It combines four analog input channels (eight single-ended or four pseudo-differential, software-configurable) with automatic power-down between conversions and a fast 2 µs wake-up time, dramatically reducing average supply current in low-duty-cycle applications such as battery-powered data acquisition. A successive-approximation ADC (SAR ADC) is a type of analog-to-digital converter that converts an analog input signal to a digital code using a binary search through successive approximations against an internal DAC and comparator. SAR ADCs sit in the data-converter taxonomy between flash converters (fastest, lowest resolution) and sigma-delta converters (highest resolution, lowest speed), and are favored for medium-resolution (8-16 bit), medium-speed (10 ksps to 10 Msps) multi-channel applications where deterministic latency and low power consumption matter more than absolute noise floor. Key features include 400 ksps maximum sample rate, 10-bit resolution with ±0.5 LSB INL (typ), a +2.5V internal reference (4 ppm/°C drift typical), single +5V analog supply operation, and a 2.7V-to-5.5V digital supply range that simplifies interfacing to 3V microcontrollers. The integrated track-and-hold, on-chip clock, and parallel byte-wide interface eliminate external glue logic and shorten firmware integration time. Automatic power-down drops supply current between conversions, with wake-up times around 2 µs allowing burst-mode sampling at very low average current. Typical applications include industrial process control and instrumentation, multichannel data-acquisition front ends, pen-digitizers and tablet digitizing systems, medical instrumentation front ends, and battery-powered portable measurement systems. Designers choose the MAX1092BEEG when they need a low-power, pin-compatible upgrade path from the older MAX197 family or a faster alternative to slower I²C/SPI ADCs in a small 24-pin QSOP. When designing with this part, place 0.1 µF and 10 µF decoupling capacitors close to AVDD and DVDD, keep analog and digital ground planes joined at a single point near the ADC, and use the software-configurable analog input channel scan mode (sequential or one-shot) via the parallel control byte. For best DC accuracy, average multiple conversions when the input is near full-scale and verify reference stability with the internal +2.5V source before relying on absolute calibration. The MAX1092BEEG is part of the MAX1090/MAX1091/MAX1092/MAX1093 family, where MAX1090 offers 8 channels in 28-pin QSOP, MAX1092 offers 4 channels in 24-pin QSOP, and MAX1091/MAX1093 are pin-compatible +3V variants. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found in the manufacturer datasheet.
MAX1093AEEG - 250ksps 4-Ch 10-Bit ADC +2.5V Ref | Maxim Integrated
The Maxim Integrated MAX1093AEEG is a 250 ksps, 10-bit successive-approximation analog-to-digital converter (SAR ADC) with 4 single-ended / 2 pseudo-differential input channels, a +2.5V internal reference, automatic power-down, fast 2us wake-up, an on-chip clock, and a high-speed byte-wide parallel interface, housed in a 24-pin QSOP package. An SAR (Successive Approximation Register) ADC is a type of data converter that converts an analog input voltage into a digital code using a binary-search algorithm implemented by switching an internal capacitive DAC. SAR ADCs sit in the broader hierarchy of analog-to-digital converters (ADC -> data converter -> mixed-signal IC -> power management and signal-chain semiconductor). The MAX1093AEEG occupies the low-power, medium-speed tier of this hierarchy, optimized for portable instrumentation and battery-powered data acquisition systems where the combination of modest 250 ksps throughput, integrated reference, and automatic power-down enables long battery life without sacrificing conversion fidelity. Key features of the MAX1093AEEG include an INL of 0.5 LSB (max), an input voltage range of 0 to +2.5V (single-ended) or +/-1.25V (pseudo-differential), 2 us wake-up from power-down, 4-channel analog input multiplexer, and an internal +2.5V reference. The integrated reference eliminates external reference circuitry and reduces PCB area, while the parallel interface allows direct connection to microcontrollers and DSPs without glue logic. The MAX1093AEEG uses a charge-redistribution DAC architecture for the successive-approximation conversion. Automatic power-down between conversions reduces supply current to microampere levels, making the part well-suited for battery-powered applications. The internal +2.5V reference is trimmed for low drift, and the analog inputs feature a sample-and-hold stage that accepts rapidly changing signals without an external track-and-hold amplifier. Typical applications include portable data loggers, pen-input digitizers, industrial process control, patient monitoring, and instrumentation where 10-bit resolution is sufficient and low power consumption is critical. The MAX1093AEEG also fits well in test and measurement front-ends and signal-conditioning subsystems requiring multiple input channels. When designing with the MAX1093AEEG, ensure the input signal does not exceed the supply voltage (VDD up to +3.6V) or the reference voltage. Add a 100nF decoupling capacitor close to the AVDD pin and a 10uF bulk capacitor to filter low-frequency supply noise. Drive the analog inputs with low-impedance sources to maintain AC performance, and consider the input mux settling time when sequencing channel reads. This page synthesizes distributor pricing, drop-in alternatives (including the +5V MAX1092BEEG and the 8-channel MAX1091 family), and practical design notes not found in the manufacturer datasheet alone.
MAX1093BEEG - 250ksps 10-Bit 4-Ch ADC +2.5V Ref | Maxim Integrated
The Maxim Integrated MAX1093BEEG is a 250 ksps, 10-bit, +3V, 4-/2-channel successive-approximation analog-to-digital converter (ADC) with an internal +2.5V reference and a high-speed byte-wide parallel interface, housed in a 24-pin QSOP package. The MAX1093 channel-count variant offers 4 single-ended analog inputs (2 in pseudo-differential mode), while the larger MAX1091 sister device offers 8 single-ended channels in a 28-pin QSOP. Body-to-breadboard, the B-suffix indicates ±1 LSB INL (max) over the -40°C to +85°C industrial temperature range. An SAR ADC is a successive-approximation register type analog-to-digital converter that converts an input voltage to a digital code using a binary search algorithm against an internal DAC and comparator. SAR ADCs occupy a middle ground in the converter hierarchy between flash ADCs (fastest, lowest resolution) and sigma-delta ADCs (slowest, highest resolution). They typically offer resolutions from 8 to 18 bits with sample rates up to a few Msps, and are favored when low latency and deterministic aperture are required. Key features of the MAX1093BEEG include 250 ksps sampling rate, ±1 LSB INL, ±1 LSB DNL, true-differential analog inputs, automatic power-down between conversions, 2 µs wake-up time, an on-chip +2.5V reference (with REFADJ for external adjustment), and an external analog input range that extends to the supply rails. Power consumption at 250 ksps is approximately 5.7 mW from a single +2.7V to +3.6V supply, dropping to microwatts during auto power-down. The MAX1093BEEG uses a charge-redistribution DAC and an internal clock, eliminating the need for an external clock source in most applications. Parallel byte-wide output enables direct connection to microcontrollers and DSPs without glue logic. The high-speed parallel interface supports both separate-byte and word-wide read modes and includes a standard CS/RD handshake that maps naturally to a 74HC573 latch or directly to a microcontroller bus. Typical applications include data-acquisition systems, pen digitizers and touch screens, industrial process control and instrumentation, portable battery-powered equipment, and low-cost DSP front-ends. The combination of 4-channel input multiplexing and +2.5V internal reference simplifies board layout in multi-channel embedded systems. When designing with the MAX1093BEEG, place the 0.1 µF bypass capacitor at the supply pin and keep the analog input traces short and guarded to preserve INL. Use the automatic power-down mode aggressively between conversions to minimize average current in battery-powered systems. This page synthesizes distributor pricing, drop-in same-package alternatives, and practical design guidance not found in the manufacturer datasheet alone.
MAX109EHF+ - 8-Bit 2.2Gsps ADC with Track/Hold | Maxim Integrated
The Maxim Integrated MAX109EHF+ is an 8-bit, 2.2 Gsps analog-to-digital converter with an integrated track-and-hold amplifier and 1:4 demultiplexed LVDS outputs, housed in a 256-ball SBGA package measuring 27 x 27 mm with 1.27 mm ball pitch. It converts full-scale analog input bandwidths exceeding 1.5 GHz into eight bits at update rates up to 2.2 Gigasamples per second, with dynamic performance typically better than 43 dB SNR and 57 dB spurious-free dynamic range at low input frequencies. An 8-bit ADC (analog-to-digital converter) is a data-acquisition component that samples continuous analog signals and quantizes them into one of 2^8 = 256 discrete digital codes per conversion. Within the broader IC hierarchy, the MAX109EHF+ falls under data converters -> ADCs -> flash / high-speed ADC -> mixed-signal IC, and typically appears in the signal chain immediately after a wideband front-end amplifier or downconverter and before a digital FPGA or ASIC processor. Key features include a differential analog input with 50-ohm on-chip termination, an internal bandgap reference for excellent gain and offset stability, and a 1:4 LVDS output demultiplexer that relaxes downstream FPGA capture clock rates by one-quarter. The integrated track-and-hold amplifier (THA) provides sub-picosecond aperture jitter, preserving dynamic range for high-frequency analog input bands. The LVDS interface supports both DDR (double data rate) and SDR clocking, easing timing closure in dense digital back-ends. Architecturally, the MAX109EHF+ uses a high-speed flash core preceded by a track-and-hold input stage, which captures a 2.2 GHz instantaneous analog bandwidth and presents a settled sample to the comparators. The 1:4 output demultiplexing minimizes the per-channel output data rate to roughly 550 Mbps per LVDS pair, simplifying PCB routing and easing FPGA pin-count pressure in multi-channel systems. Typical applications include digital oscilloscopes, radar and Lidar baseband digitizers, broadband communications test equipment, electronic countermeasures (ECM), and high-end medical imaging such as ultrasound front-ends. In each of these systems the converter's 2.2 Gsps sample rate preserves Nyquist margin for input bandwidths up to approximately 1 GHz with eight-bit resolution. When designing with the MAX109EHF+, pay particular attention to analog input signal integrity: route the 50-ohm transmission line through a controlled-impedance layer, place decoupling networks within 1 mm of AVDD and AVSS balls, and isolate the LVDS outputs from the analog input with a GND guard ring. Thermal management is also critical because the SBGA package dissipates roughly 3.5 W at full sample rate and full-scale input, requiring thermal vias and forced airflow in production environments. This page synthesizes distributor pricing, same-family drop-in alternatives within the SBGA-256 footprint, and practical design notes not found in the manufacturer datasheet, organized to help procurement engineers and hardware designers make a confident sourcing decision as of October 2026.
MAX109EHF-D - 8-Bit 2.2Gsps ADC with T/H and LVDS | Maxim
The Maxim Integrated (Analog Devices) MAX109EHF-D is a monolithic 8-bit, 2.2 Gsps analog-to-digital converter (ADC) with an integrated track-and-hold amplifier and a 1:4 demultiplexed LVDS digital output stage, packaged in a 256-ball LBGA. It digitizes analog signals up to 2.5 GHz input bandwidth, achieving full-scale differential input range of 500 mV-P for accurate capture of high-frequency IF and RF signals. A high-speed ADC is a data converter that samples an analog input at a rate equal to or greater than twice the highest input frequency component, producing a digital word whose magnitude is proportional to the instantaneous input voltage. At 2.2 Gsps the MAX109EHF-D sits in the high-speed converter tier above general-purpose ADCs (typically 1 Msps to 250 Msps) but below the highest-end oscilloscope-grade parts (>5 Gsps). It belongs to the broad hierarchy of data converters -> ADCs -> high-speed ADCs -> interleaved flash ADCs, used wherever an analog waveform must be frozen and quantized into digital words with minimal aperture delay. Key features include the on-chip differential track-and-hold that reduces aperture uncertainty, the 1:4 LVDS output demultiplexer that lowers each output lane to 550 MHz to ease FPGA capture, and a 3.0 V to 3.6 V LVDS supply rail that interfaces directly to 3.3 V-referenced FPGAs. An analog supply of -5.2 V plus a 5 V analog rail power the input core, and the part supports interleaving of two MAX109 devices to reach 4.4 Gsps aggregate rate for two-channel direct-IF digitization. The device uses a pipelined multi-stage flash architecture fabricated on Maxim's advanced low-voltage silicon process, achieving 48 dB SNR and 60 dB SFDR typical at 2.2 Gsps with a 500 MHz input. The integrated T/H front end has sub-picosecond aperture jitter, which preserves SNR on IF frequencies beyond 1 GHz where aperture jitter dominates total noise. Typical applications include direct-IF digitization in software-defined radio receivers, radar I/Q baseband digitizers, digital oscilloscope front-end channels, high-speed test-and-measurement instrumentation, and broadband communications test gear. The 1:4 demuxed LVDS output is also well matched to FPGA LVDS receivers in multi-gigasample capture systems. Designers should route LVDS outputs with 100 ohm differential impedance, keep analog and digital grounds separated until they join at the regulator, and provide solid low-ESL decoupling on all supply pins. The die-to-package thermal path of the LBGA-256 benefits from a stitched ground via array under the exposed pad to keep junction temperature within the industrial range. This page synthesizes distributor pricing, drop-in pin-compatible alternatives, and practical PCB and signal-integrity design notes not always covered in the manufacturer's datasheet, making it a one-stop reference for engineers qualifying MAX109EHF-D into new and legacy designs.
MAX11040GUU+T - 24-Bit 4-Ch Simultaneous-Sampling Sigma-Delta ADC | Maxim Integrated
The Maxim Integrated MAX11040GUU+T is a 24-bit, 4-channel, simultaneous-sampling, cascadable, sigma-delta analog-to-digital converter (ADC) housed in a 38-pin TSSOP package. The part integrates four sigma-delta modulator channels and a digital filter, allowing per-channel 24-bit conversion results with no inter-channel sampling skew. The cascadable digital interface allows up to eight MAX11040 devices (32 channels) to be synchronized to a single external clock, which is critical for multi-axis power monitoring and three-phase energy metering. Sigma-delta ADCs are a class of oversampling converters that trade off converter speed for very high resolution by pushing quantization noise to high frequencies where a digital filter can remove it. The MAX11040 sits in the precision-measurement sub-segment of the data-converter hierarchy: precision ADC -> ADC -> data converter -> signal chain IC -> semiconductor. The simultaneous-sampling topology in particular addresses applications where phase or amplitude relationships between channels must be preserved, something that multichannel SAR or successive-approximation ADCs cannot do without external track-and-hold amplifiers. Key features include 24-bit no-missing-code resolution, simultaneous sampling across all four input channels, an integrated digital filter with programmable output data rates, a low-drift internal reference, and a cascadable serial interface that supports up to 32 synchronized channels. The TSSOP-38 footprint keeps the converter in a moderately small surface-mount outline while exposing enough ground pins for the mixed-signal layout that a 24-bit sigma-delta demands. Architecturally the device combines four switched-capacitor sigma-delta modulators with a shared digital filter block, all clocked from one external master clock. The internal clock-divider and decimation-filter chain can be programmed via the serial interface to trade conversion rate (up to a few ksps per channel) for effective resolution, which is the canonical sigma-delta trade-off curve. The result is a converter that delivers high effective number of bits (ENOB) at low input bandwidths where industrial sensors normally operate. Typical applications include three-phase power metering, multi-cell battery monitoring, industrial process control loops, vibration and acoustic analysis arrays, and precision data-acquisition front ends. The cascadable synchronization is especially useful in polyphase energy meters where accurate phase-angle measurement between current and voltage channels is required for class-0.2 or class-0.5 revenue-grade accuracy. When designing with this part, allocate a dedicated analog ground island and keep digital return currents away from the input traces; a 24-bit sigma-delta is only as good as its ground layout. Use the internal reference if absolute accuracy is sufficient, but bypass it with a low-ESR capacitor placed as close to the REFIN pin as the layout allows. This page consolidates distributor pricing, pin-compatible MAX11040 family variants, and practical design notes that go beyond what is printed in the manufacturer datasheet.
MAX11044BECB+T - 16-Bit 4Ch 250ksps Simultaneous-Sampling ADC | Maxim
The Maxim Integrated MAX11044BECB+T is a high-performance, 4-channel, 16-bit simultaneous-sampling successive-approximation analog-to-digital converter (ADC) housed in a 64-pin TQFP-EP (10x10 mm) package with an exposed thermal pad. It operates from a single 5V analog supply and a 2.7V to 5.25V digital supply, achieves 250 ksps per channel throughput (1 Msps aggregate), and provides true bipolar ±5V or 0 to 5V input ranges with high-impedance (>1 MΩ) inputs. A successive-approximation register (SAR) ADC is a precision data converter that performs a binary search through an internal DAC and comparator network to digitize an analog input. SAR converters are valued for their deterministic latency, lack of pipeline delay, and excellent DC accuracy, placing them in the family of precision data converters alongside delta-sigma and pipeline ADCs within the broader signal chain semiconductor hierarchy. Key features include 4 true-differential input channels with simultaneous sampling, an internal 4.096V or external reference option, 84 dB SINAD and 87 dB SFDR at the 20 kHz input tone, ±1 LSB INL/DNL max, and a parallel digital interface. The integrated input protection accepts ±25V without damage, while the 4-channel true-differential architecture eliminates external instrumentation amplifiers in most three-phase power and vibration applications. The device uses a charge-redistribution DAC array with a built-in high-bandwidth track-and-hold on each channel, enabling capture of dynamic signals across all four channels without inter-channel skew. Internal calibration corrects for gain and offset errors, while the exposed thermal pad provides a low-θJA thermal path for high-temperature industrial environments. Typical applications include three-phase power-line monitoring, vibration analysis, multi-axis motor control, industrial process control, and simultaneous data acquisition systems. The bipolar ±5V input range makes the part especially useful in direct line-voltage sensing where signal conditioning stages can be eliminated. When designing with this device, place 10 µF and 0.1 µF decoupling capacitors close to each analog supply pin and tie the exposed pad to a solid analog ground plane to minimize digital-noise coupling to the analog front end. This page synthesizes distributor pricing, drop-in pin-compatible alternatives, and practical PCB design notes not found in the standalone Maxim datasheet, providing engineers with a one-stop reference for component selection, validation, and sourcing.
MAX11044BETN+ - 16-Bit 4-Ch 250ksps Simultaneous-Sampling SAR ADC | Maxim Integrated
The Analog Devices (formerly Maxim Integrated) MAX11044BETN+ is a 4-channel, 16-bit, simultaneous-sampling analog-to-digital converter (ADC) housed in a 56-pin TQFN (8x8 mm) package. It integrates four independent track-and-hold (T/H) amplifiers and four SAR (successive-approximation-register) ADC cores that sample four input channels simultaneously at up to 250 ksps per channel. The device accepts true bipolar ±5V analog signals on each input, simplifying signal-chain interfacing to industrial ±5V sensors without external level shifting. A successive-approximation-register ADC is a precision data converter that converts an analog input voltage into a digital code using a binary-search algorithm with an internal precision DAC and comparator. Simultaneous-sampling ADCs (often called "sim-samp ADCs") are a specific sub-class in which every channel captures the input at the same instant via per-channel T/H stages, then performs the conversion sequentially. This makes them indispensable for multi-phase power, vibration, and motor-control systems where the phase relationship between channels carries critical information that a multiplexed ADC would smear across time. Key features include ±5V true bipolar input range, 250 ksps per channel simultaneous sampling, 16-bit resolution with no missing codes, a 2.7V-5.25V digital supply and 5V analog supply, an internal 4.096V reference, and per-channel ±20V input protection. The SAR architecture delivers deterministic latency and excellent DC accuracy, supporting demanding multi-channel measurement tasks. Typical applications include three-phase power-quality and power-monitoring systems, multi-axis motor control, vibration and modal analysis, industrial process control, and multi-channel data-acquisition (DAQ) front ends. The wide bipolar input range lets engineers connect directly to current-sensing shunts, position encoders, and bridge-pressure sensors without front-end signal conditioning. When designing with this device, provide clean low-impedance analog and digital supplies and use a solid ground plane under the TQFN exposed pad for thermal dissipation. The simultaneous-sampling architecture is the primary reason to choose this part over a generic multiplexed ADC - if phase coherence between channels matters, no multiplexing ADC will suffice. This page synthesizes distributor stock and pricing, drop-in alternatives in the same 56-TQFN footprint, and practical design notes that go beyond what the manufacturer datasheet alone provides.
MAX11044BETN+T - 16-Bit 4-Ch 250kSPS Simultaneous-Sampling ADC | Maxim
The Maxim Integrated MAX11044BETN+T is a 16-bit, 4-channel, simultaneous-sampling analog-to-digital converter (ADC) housed in a 56-pin TQFN (8 mm x 8 mm) exposed-pad package. Each of the four channels integrates a dedicated track-and-hold (T/H) amplifier and a successive-approximation register (SAR) core, achieving 250 ksps per channel and a 3 us conversion time. The device operates from a single 5 V analog supply, features high-impedance inputs to 1 G ohm, and accepts differential or single-ended analog signals with on-chip overrange protection. An ADC (Analog-to-Digital Converter) is a semiconductor device that converts continuous analog voltages into discrete digital codes for processing by microcontrollers, DSPs, or FPGAs. Successive-approximation register (SAR) ADCs use a binary-search algorithm through an internal DAC to converge on the input voltage in N clock cycles for N-bit resolution, providing an excellent balance of speed, accuracy, and power for multi-channel data-acquisition systems. Simultaneous-sampling ADCs add per-channel T/H stages so all channels are captured at the exact same instant — critical for phase-sensitive measurements such as three-phase power, vibration, and multi-axis motion control. Key features include a high-speed parallel digital interface, an internal 2.5 V reference (with optional external reference support), and per-channel overrange detection flags. The integrated T/H architecture eliminates inter-channel skew, while the high input impedance simplifies front-end signal conditioning. The 56-TQFN (8x8) exposed-pad package provides a low thermal resistance path, enabling reliable operation across the -40 C to +85 C industrial temperature range. The MAX11044B variant is the production-proven B-revision of the MAX11044 silicon — pin-compatible and software-compatible with the original. It shares a footprint with the 6-channel MAX11054 and 8-channel MAX11056, allowing scalable designs. The architecture delivers 84 dB SINAD and 100 dB SFDR typical at 250 ksps, suitable for precision instrumentation. Primary use cases include three-phase power monitoring, multi-axis motor control, vibration and acoustic analysis, and industrial data-acquisition front-ends where channel-to-channel phase accuracy is mandatory. The wide input common-mode range and high input impedance also simplify direct connection to current shunts and bridge sensors. When designing with this part, allocate sufficient PCB copper under the exposed pad (EP) for thermal dissipation — at least 1 square inch of inner/outer ground plane is recommended. Use 0.1 uF ceramic bypass capacitors within 3 mm of each supply pin and a 10 uF bulk capacitor on AVDD. For best SNR, route analog inputs as differential pairs away from digital switching lines. This page synthesizes distributor pricing, drop-in compatible alternatives, and practical design notes for the MAX11044BETN+T — engineering information not aggregated on any single distributor page.
MAX11046BECB+T - 8-Ch 16-Bit 250ksps Simultaneous-Sampling ADC | Analog Devices
The Analog Devices (formerly Maxim Integrated) MAX11046BECB+T is a 16-bit, 8-channel, simultaneous-sampling successive-approximation-register (SAR) analog-to-digital converter (ADC) with eight independent track-and-hold (T/H) front ends and an aggregate throughput of 250 ksps per channel, packaged in a 64-pin TQFP-EP (10x10 mm). The device accepts true bipolar ±5 V input signals at each channel and is one of the industry's first single-supply bipolar-input SAR ADCs. A successive-approximation-register ADC is a converter architecture that performs a binary search on the input voltage using an internal DAC and comparator, producing one conversion result per sample clock while dissipating very little power per conversion. SAR ADCs sit within the broader category of analog-to-digital converters (ADCs) -> data converters -> signal-chain ICs -> mixed-signal semiconductors. The MAX11046 family extends this architecture by replicating eight T/H + SAR cores on one die, enabling synchronized multi-phase measurements (three-phase power, multi-axis vibration, parallel sensor arrays) that cannot be served by a single-channel SAR ADC. Key features include ±5 V true bipolar inputs (high-impedance, > 1 Gohm), ±20 mA internal overrange clamps, internal 4.096 V bandgap reference (with optional external reference drive), 4 MHz T/H input bandwidth, internal or external conversion clock, and a 20 MHz bidirectional parallel interface for fast data throughput. Each channel delivers 250 ksps independent sampling, and oversampling can be cascaded across multiple devices for higher effective rates. The device operates from a single +5 V analog supply (AVDD) and a +2.7 V to +5.25 V digital supply (DVDD), with separate grounds (AGND/DGND) and the exposed pad (EP) tied to AGND for thermal dissipation. Integrated ±20 mA input clamps protect downstream converters from fault transients up to ±25 V at the input pins. The MAX11046 is specified over the -40 C to +85 C industrial temperature range and is offered in both 14-bit (MAX11044) and 16-bit (MAX11046) grades. Typical applications include three-phase power-line monitoring and protection relays, multi-axis vibration analysis, simultaneous-sampling industrial instrumentation, and any multi-channel data-acquisition system requiring tight channel-to-channel sampling alignment. The bipolar ±5 V input range allows direct connection to current-sense amplifiers and PT/CT-derived signals without external level shifting. When designing with this device, tie REFIN to AVSS through a 10 uF bypass cap if the internal reference is used, or drive REFIN with an external low-noise reference for best DC accuracy. Place the AGND/DGND star-ground connection directly under the EP for clean return paths, and use 0.1 uF + 10 uF decoupling on each supply pin. The 'T' suffix indicates Tape & Reel packaging per EIA-481. This page synthesizes distributor stock, drop-in pin-compatible alternatives, application circuit guidance, and design notes not collected in any single manufacturer datasheet.
MAX11046ETN+TW - 16-Bit 8-Ch Simultaneous-Sampling 250ksps SAR ADC | Analog Devices
The Analog Devices (formerly Maxim Integrated) MAX11046ETN+TW is a 16-bit, 8-channel, simultaneous-sampling successive-approximation-register (SAR) analog-to-digital converter (ADC) in a 56-pin TQFN-EP (8 mm x 8 mm) package with tape-and-reel packaging. Each of the eight channels integrates an independent track-and-hold (T/H) amplifier and SAR core that delivers 250 ksps per channel, enabling true simultaneous acquisition across all inputs without inter-channel skew. The converter accepts bipolar input ranges up to ±5 V and provides a parallel digital interface. A successive-approximation-register ADC is a high-speed, deterministic data-acquisition building block within the broader data-converter category. SAR ADCs walk through internal capacitor-based reference ladders bit-by-bit per clock cycle, trading raw sampling rate for very low pipeline latency (typically one conversion cycle) and inherent anti-alias protection at the front-end sample-and-hold. This makes them preferred over delta-sigma ADCs when deterministic timing, fast multi-channel synchronization, or single-shot transient capture is required. The MAX11046ETN+TW extends this architecture with eight parallel T/H stages that sample simultaneously and hold while the shared ADC core sequences through conversions. Key features include ±5 V bipolar input range, 250 ksps per channel simultaneous sampling, 16-bit resolution with no missing codes, an internal 4.096 V reference (or optional external reference), and offset-binary digital output coding. The MAX11046ETN+TW supports operating temperatures from -40 C to +85 C and is supplied in a thermal-pad-equipped 56-pin TQFN-EP package that improves thermal dissipation in dense PCB designs. The exposed-pad layout requires soldering the thermal pad to a copper pour for rated electrical and thermal performance. Typical applications include three-phase power-line monitoring and motor control, multi-axis industrial process control, instrumentation, and any multi-channel data-acquisition system requiring deterministic, simultaneous sampling. The MAX11046 family is also widely used in power-quality analyzers and protective relay designs. The +TW suffix denotes the tape-and-reel packaging option for high-volume assembly. The MAX11046 EV kit PCB comes with a MAX11046ETN+ installed and can also evaluate the MAX11044, MAX11045, MAX11047, MAX11048, and MAX11049 family members. When designing with this device, ensure each analog input is properly buffered when source impedance is significant, and keep digital traces isolated from analog traces to minimize coupling. Decouple AVDD and DVDD with low-ESR ceramic capacitors placed close to the supply pins, and connect the exposed thermal pad to a substantial ground plane for optimal thermal performance. The MAX11046ETN+TW is fully RoHS compliant per the manufacturer product page. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found in the standalone manufacturer datasheet, providing actionable guidance for engineers selecting multi-channel simultaneous-sampling ADCs.
MAX11054ECB+T - 4-Ch 14-Bit Simultaneous-Sampling ADC | Maxim Integrated
The Maxim Integrated MAX11054ECB+T (now supplied under Analog Devices / Maxim Integrated) is a 4-channel, 14-bit, simultaneous-sampling successive-approximation-register (SAR) analog-to-digital converter in a 64-pin TQFP-EP (10x10 mm) package with an exposed thermal pad. Each of the four independent ADC cores delivers up to 200 ksps per channel while sharing the same start-of-conversion trigger, preserving phase relationships across all four inputs for polyphase power and vibration analysis. An SAR ADC (Successive-Approximation Register Analog-to-Digital Converter) is a class of data converter that uses a binary-search algorithm against an internal precision DAC to resolve each conversion in a fixed number of clock cycles. SAR converters are valued for deterministic latency, no-pipeline-delay sampling, and excellent DC accuracy, making them the preferred architecture for multi-channel data-acquisition front-ends, motor-control feedback loops, and three-phase power monitoring. The MAX11054 sits inside the broader data-converter / signal-chain hierarchy: ADC -> data converter -> mixed-signal IC -> semiconductor. Key features include true simultaneous sampling on four channels from a single CONVST pulse, a 200 ksps per-channel throughput, ±5V bipolar input range (software configurable for ±5V, ±10V, 0-5V, 0-10V), an internal 4.096V precision reference, and a high-speed parallel interface compatible with 3V/5V DSP and microcontroller buses. The 64-TQFP-EP package exposes a thermal pad for low-impedance ground return, critical for the part's specified -40C to +85C industrial operating range and for managing digital-edge current spikes during back-to-back sample intervals. Typical applications include three-phase power-line monitoring, motor control, vibration and acoustic analysis, instrumentation, and multi-axis sensor signal acquisition. Designers select the MAX11054 when channel-to-channel phase coherence matters more than raw single-channel speed; for single-channel applications requiring more than 1 Msps, a pipelined ADC would be more appropriate. Place a 10uF plus 0.1uF decoupling pair adjacent to AVDD and AVSS pins, and route the analog inputs with symmetrical guard traces to preserve channel-to-channel matching. This page consolidates distributor pricing, drop-in alternatives, and practical layout guidance that complement the manufacturer datasheet.
MAX11055ECB+ - 6-Ch 14-Bit 250ksps Simultaneous-Sampling ADC | Maxim
The Maxim Integrated (Analog Devices) MAX11055ECB+ is a 6-channel, 14-bit, simultaneous-sampling successive-approximation-register (SAR) analog-to-digital converter (ADC) housed in a 64-pin TQFP (ECB) package. Each of the six channels integrates its own track-and-hold (T/H) front-end and SAR core, enabling true simultaneous sampling at 250 ksps per channel with a single parallel data interface. The part accepts single-ended analog inputs and operates from a +4.75V to +5.25V analog supply and a +2.7V to +5.25V digital supply. A simultaneous-sampling ADC is a converter in which every input channel is captured at exactly the same instant, then digitized by independent SAR cores. This architecture removes the channel-to-channel sampling skew that plagues multiplexed ADCs and is essential when measuring multi-phase currents, three-phase voltages, or vibration/phase-sensitive signals. Within the broader product hierarchy, the MAX11055ECB+ sits under ADC -> data converter -> signal chain IC -> semiconductor, and is part of the broader family of Maxim 4-/6-/8-channel 14-/16-bit simultaneous-sampling ADCs (MAX11044/45/46 16-bit and MAX11054/55/56 14-bit). Key specifications include 14-bit resolution, 250 ksps per-channel throughput, six independent T/H + SAR pairs, a parallel word-access data interface, an internal +2.5V or external reference option, and ±1 LSB INL (typ). The BiCMOS process delivers low analog input current and supports input bandwidths beyond the Nyquist limit for accurate multi-tone power-line and motor-control acquisitions. The 64-pin TQFP-EP package provides a low thermal-resistance path and a generous analog/digital ground split for mixed-signal layout discipline. Typical applications include three-phase power-line monitoring, motor control, multi-axis vibration analysis, sonar beam-forming front ends, and instrumentation requiring phase-coherent multi-channel acquisition. When designing with this part, keep analog and digital ground returns physically separated and join them only at the AGND-to-DGND single-point tie beneath the exposed pad to preserve the part's excellent channel-to-channel isolation.
MAX11058ECB+T - 14-Bit, 6-Ch, 250kSPS Simultaneous-Sampling ADC | Maxim
The Maxim Integrated (now Analog Devices) MAX11058ECB+T is a 14-bit, 6-channel, simultaneous-sampling successive-approximation-register (SAR) analog-to-digital converter (ADC) with 250 kSPS per-channel throughput, packaged in a 64-pin TQFP with exposed thermal pad (10x10 mm). It accepts six independent single-ended analog inputs and provides six dedicated digital conversion results through a parallel interface, all sampled on the same clock edge for true simultaneous acquisition across channels. A SAR ADC (Successive Approximation Register Analog-to-Digital Converter) is a category of data converter that resolves a binary output one bit at a time using an internal comparator and a precision DAC. SAR ADCs occupy a middle position in the data-converter hierarchy (SAR ADC -> ADC -> data converter -> signal chain IC -> semiconductor), offering a favorable balance of speed, resolution, and latency compared to delta-sigma and pipeline architectures. Simultaneous-sampling SAR ADCs are widely used in multi-phase power, vibration, and instrumentation systems where the phase relationship between channels must be preserved. Key features include ±5V bipolar input range (per the MAX11057/58/59 family), single +5V analog supply operation, internal or external reference, low aperture delay, and per-channel ±10 V overvoltage protection. The internal reference option simplifies bill-of-materials, while an external reference mode allows users to tighten absolute accuracy for calibration-critical applications. Throughput of 250 kSPS per channel enables per-channel sampling of signals well above the audio band, supporting industrial control loops and motor-control current sensing. The wide operating temperature range of -40 °C to +85 °C supports industrial and instrumentation deployments. Typical applications include three-phase power-line monitoring, multi-axis vibration analysis, multi-channel data acquisition modules, motor control current sensing, sonar and phased-array beamforming front ends, and industrial process-control front ends. Parallel interface simplifies connection to FPGAs, CPLDs, and microcontrollers with external memory buses. When designing with this ADC, ensure the external antialiasing RC network matches the 250 kSPS throughput to avoid aliasing high-frequency noise; combined with proper ground-referenced layout of the six analog inputs this preserves the channel-to-channel phase alignment that defines the part's value proposition. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found in the manufacturer datasheet alone.
MAX1109CUB+G07 - 8-Bit 2-Ch Serial ADC | Maxim Integrated
The Maxim Integrated MAX1109CUB+G07 is a single-supply, low-power, 2-channel, serial 8-bit analog-to-digital converter (ADC) housed in a 10-pin µMAX (uSOP) package. It features a successive-approximation register (SAR) architecture, an internal reference, and an SPI/QSPI/MICROWIRE-compatible serial interface delivering throughput rates up to 10 µs per conversion. The part is rated for operation from 2.7 V to 5.5 V supply and is optimized for power-sensitive applications. An SAR ADC is a type of analog-to-digital converter that uses a successive-approximation register and an internal DAC to binary-search the input voltage against a reference, producing one bit per clock cycle with deterministic latency. SAR ADCs are valued in precision instrumentation for their low power, small footprint, no-pipeline delay, and excellent DC accuracy. The MAX1109 belongs to the data-converter hierarchy: ADC -> SAR ADC -> 8-bit ADC -> low-power serial ADC -> data acquisition IC -> semiconductor IC. Key features include ±1 LSB (max) integral nonlinearity, a track-and-hold input stage capable of handling single-ended or pseudo-differential signals, an internal 2.5 V reference, and a hardware shutdown mode that drops supply current to under 10 µA. The 10-pin µMAX package occupies only 20% of the PCB area of an 8-pin DIP, making it well suited to compact, handheld instruments. Typical applications include 4 mA to 20 mA loop-powered remote systems, handheld measurement devices, medical instruments, portable data loggers, receive-signal-strength indicators (RSSI), solar-powered remote sensors, and system-diagnostics boards. The combination of low power and a small package enables battery-powered designs where every milliwatt and square millimeter matter. When designing with this part, place the 0.1 µF supply-decoupling capacitor within 5 mm of the VDD pin and keep analog input traces short and guarded to preserve the 8-bit noise-free resolution. The internal reference is adequate for most precision applications, but a quiet external reference may be substituted via the REF pin for the highest-accuracy measurements. This page synthesizes distributor pricing, verified drop-in alternatives, and practical design notes not found in the manufacturer datasheet alone - giving engineers a single reference for sourcing, replacement, and design-in decisions for the MAX1109.
MAX110BCPE - 14-Bit Serial ADC, 2-Ch, ±5V, 16-PDIP | Maxim
The Maxim MAX110BCPE is a 14-bit, 2-channel, ±14-bit serial output analog-to-digital converter (ADC) housed in a 16-pin PDIP through-hole package, supplied in tube packaging. The converter uses an internal auto-calibration technique to achieve 14-bit resolution plus overrange without external components, and operates from ±5V analog and digital supplies. The part is targeted at cost-sensitive precision measurement designs that need a serial interface and small PCB footprint. Operating supply current is 550 µA and drops to 4 µA in power-down mode, enabling battery-friendly sampling. An analog-to-digital converter (ADC) is a mixed-signal integrated circuit that converts a continuous analog input voltage into a discrete digital code representing the input's magnitude. Sigma-delta (Σ-Δ) ADCs like the MAX110 achieve high resolution and excellent noise immunity by oversampling the input at many times the Nyquist rate and shaping quantization noise out of the signal band; the MAX110 family adds on-chip auto-calibration to compensate offset and gain drift without requiring external trims. Within the broader taxonomy, the MAX110 sits in the data-converter sub-class of mixed-signal ICs, which itself belongs to the signal-conditioning and data-acquisition hierarchy used in industrial, instrumentation, and sensor-interface designs. Key features of the MAX110BCPE include 2 differential input channels, a 50 SPS (samples-per-second) maximum throughput rate, an SPI/QSPI/MICROWIRE-compatible serial interface, and a true differential analog input topology. Internal digital calibration eliminates gain and offset errors at the conversion cycle, and a hardware shutdown pin reduces idle current to 4 µA, ideal for power-constrained portable instrumentation. The MAX110 uses a switched-capacitor sigma-delta modulator front-end followed by a digital decimation filter, producing 14-bit effective resolution without requiring an external reference or precision components. This architecture favors low-frequency, high-accuracy applications over wideband audio or video digitizing, since the modulator samples at a high internal rate and the digital filter limits useful bandwidth. Typical applications for the MAX110BCPE include weighing scales and load-cell readouts, panel meters and digital voltmeters, process-control analog front ends, temperature-pressure measurement via bridge sensors, portable battery-powered data loggers, and isolated sensor interfaces in industrial 4 mA to 20 mA loops. The combination of differential inputs, internal calibration, and serial output suits it well to systems that already include a microcontroller with an available SPI port. When designing with the MAX110BCPE, ensure low-impedance analog ground return paths because the switched-capacitor input architecture draws brief transient currents on the input pins. Place 0.1 µF bypass capacitors as close as possible to the ±5V supply pins and the REF pin, and route the analog and digital grounds back to a single star point beneath the device to minimize conversion noise.
MAX110BCWE+TG002 - 14-Bit Sigma-Delta Serial ADC | Maxim
The Maxim Integrated MAX110BCWE+TG002 (now under Analog Devices) is a low-cost, 2-channel, ±14-bit serial-output sigma-delta analog-to-digital converter in a 16-pin wide-body SOIC (WSOIC/W-SOIC) package, supplied on tape-and-reel as a TG002 packaging variant of the MAX110BCWE+ die. It accepts differential analog inputs in the ±3 V range (with common-mode support for 0 V to ±5 V) and converts them using an on-chip auto-calibration technique, achieving true 14-bit resolution plus overrange without external components. A fast serial interface is compatible with SPI, QSPI, and MICROWIRE, simplifying opto-isolation and freeing microcontroller pins. A sigma-delta ADC is a type of oversampling converter that trades raw conversion speed for very high resolution and excellent noise rejection by pushing quantization noise out of band. In the system hierarchy, the MAX110 sits between general-purpose successive-approximation ADCs (SAR) and dedicated high-precision 24-bit converters - well suited to industrial weighing, panel meters, and portable instrumentation where 50 SPS and 14-bit accuracy are sufficient but true differential input is required. Key features include ±14-bit resolution with no missing codes, internal digital filtering, an on-chip 4.096 V reference (or optional external reference input), ±5 V analog supply operation, and a low 4 mW typical power dissipation. The serial interface reduces board-routing complexity versus a parallel ADC and enables direct connection to opto-isolated digital isolators in industrial systems. The device uses a 2nd-order sigma-delta modulator followed by an internal SINC4 digital filter, delivering 50 SPS at the default clock. Compared with a SAR ADC of similar cost, the MAX110 is significantly slower but offers true differential input, integrated clock, and superior 50 Hz / 60 Hz mains noise rejection - a useful property for transducer-front-end designs in electrically noisy factory environments. Typical applications include industrial weighing scales and load-cell signal chains, portable data loggers and field instruments, temperature-pressure bridge transducers with excitation, panel meters, and battery-powered sensor monitoring. The ±5 V supply also makes it attractive for legacy process-control designs originally built around ±5 V only signal paths. When designing with this device, pay attention to the input-common-mode voltage window and add an input anti-alias RC network ahead of the analog inputs. The TG002 suffix on this variant is a packaging/reel code (tape-and-reel, 2 kpc reel orientation) and the die is identical to the MAX110BCWE+; drop-in PCB layout is preserved across MAX110ACWE+, MAX110BCWE+, and the MAX110BEWE+ grade siblings. This page synthesizes distributor pricing, exact drop-in alternatives, and practical design notes for engineers replacing or sourcing the MAX110BCWE+TG002 reel code.
MAX11101PMB# - 14-Bit 200ksps +5V SAR ADC | Maxim Integrated
The Maxim Integrated MAX11101PMB# is a low-power, 14-bit, +5V, 200 kilosamples-per-second (ksps) successive-approximation-register (SAR) analog-to-digital converter (ADC) with an automatic 10uA shutdown mode. The MAX11101PMB# comes in a 12-pin plastic TDFN package (3 mm x 3 mm body) and is specified over the -40C to +85C industrial temperature range. According to the Maxim datasheet (19-6047; Rev 1; 1/12), the converter accepts a single-ended analog input on channel 1 and provides a serial SPI/QSPI/MICROWIRE-compatible digital interface. A SAR ADC is a successive-approximation-register analog-to-digital converter - a type of data converter that uses a binary-search algorithm against an internal precision DAC to digitize an analog input in N clock cycles, where N is the resolution (14 cycles for this part). SAR ADCs occupy a middle position in the converter hierarchy: flash ADC > pipeline ADC > SAR ADC > integrating ADC. They deliver deterministic latency, low power, and excellent DC accuracy at moderate sampling rates (tens of ksps to a few Msps), making them the workhorse of industrial data-acquisition, sensor read-out, and battery-powered instrumentation. Key features include ±1 LSB INL and DNL (max), a true-differential analog input structure, an internal 4.096V reference, and an automatic power-down mode that drops supply current to 10uA between conversions. The device operates from a single +5V analog supply with a separate +2.7V to +5.25V digital supply rail, simplifying interface to 3.3V microcontrollers. An on-chip oscillator eliminates the need for an external clock. The MAX11101 uses a charge-redistribution DAC architecture combined with a high-precision comparator and successive-approximation register. The internal 4.096V bandgap reference is laser-trimmed for low drift, while the input track-and-hold accepts full-scale inputs up to VREF without code-dependent distortion. The serial interface supports up to 40 MHz SCLK rates and can stream 200 ksps continuously. Typical applications include portable instrumentation and battery-powered data loggers, industrial process-control analog input modules, medical sensor signal conditioning, and 4-20mA loop-powered transmitters. The 10uA shutdown mode extends battery life in duty-cycled applications where conversions occur only a few times per second. When designing with the MAX11101PMB#, place the 0.1uF and 10uF decoupling capacitors as close as possible to the AVDD and DVDD pins. Use a star-ground topology to keep digital return currents away from the analog input trace. The reference bypass capacitor (1uF minimum) is critical for AC performance and should be placed adjacent to the REF pin. This page synthesizes distributor pricing, pin-compatible drop-in alternatives, and practical PCB layout guidance that go beyond the bare datasheet specifications - including thermal derating, reflow-profile MSL handling, and cross-brand substitution strategy.
MAX1110CAP - 8-Bit 8-Ch SAR ADC, 2.7-5.5V | Maxim Integrated
The Maxim Integrated MAX1110CAP is an 8-bit, 8-channel successive-approximation analog-to-digital converter (SAR ADC) with an internal track/hold, voltage reference, and SPI/QSPI/MICROWIRE-compatible serial interface, housed in a 20-pin SSOP package. Per the Maxim datasheet, the device operates from a single +2.7V to +5.5V supply and samples up to 50 kSPS while drawing only 85 uA during conversions, with an automatic power-down mode that drops supply current to below 10 uA between conversions. An SAR ADC is a type of analog-to-digital converter that uses a binary search through an internal capacitive DAC to determine the input voltage, producing a clean, low-latency digital word per conversion start. As a member of the successive-approximation family, the MAX1110 sits hierarchically between flash and sigma-delta converters: it offers far better channel count and power efficiency than flash, while delivering much faster conversions than sigma-delta. It is part of the broader data-converter IC category within analog signal-chain components, alongside DACs, analog front ends, and precision op-amps. Key features include 8 single-ended or 4 differential analog input channels (software-configurable), an internal 2.5V reference (also usable externally), an unipolar input range of 0V to VREF or 0V to VDD, hardware- and software-controlled shutdown, and a 4-wire serial interface. The internal reference and clock eliminate external components, simplifying PCB layout and BOM cost for multichannel data-acquisition designs. The MAX1110 uses a charge-redistribution SAR core with an internal sample-and-hold, which holds the analog input stable during the 18-clock conversion cycle. The wide supply range (2.7V-5.5V) allows direct connection to both 3.3V microcontrollers and legacy 5V logic, while the low 85 uA operating current makes it suitable for battery-powered instrumentation. The 8-channel input multiplexer supports either 8 single-ended or 4 differential measurements, doubling channel count for differential sensors such as thermocouples or bridge sensors. Typical applications include portable data loggers, multi-channel sensor monitoring, pen-tablet digitizers, handheld instrumentation, and battery-powered monitoring systems. The combination of 8 channels and a 20-pin SSOP footprint suits compact designs where board area is at a premium. When designing with this part, place a 0.1 uF decoupling capacitor close to the VDD pin and add a 10 uF bulk capacitor if the analog supply is shared with switching circuitry. The MAX1110CAP is the commercial-grade version; for extended-temperature use, consider the MAX1110CAP+ or similar screened variants. This page synthesizes distributor pricing, drop-in pin-compatible alternatives, and practical design notes not found in the manufacturer datasheet alone, giving engineers a single source for qualification, sourcing, and PCB drop-in decisions.
MAX1110EAP+TG52 - 8-Bit 8-Ch SAR ADC, 50ksps | Analog Devices
The Maxim Integrated (Analog Devices) MAX1110EAP+TG52 is a low-power, 8-bit, 8-channel successive-approximation analog-to-digital converter (SAR ADC) in a 20-pin SSOP package with an internal track/hold, internal 2.048V voltage reference, internal oscillator, and SPI/QSPI/MICROWIRE-compatible serial interface. It operates from a single 2.7V to 5.5V supply, draws 85 microamps (typ) at 50 ksps, and supports software-configurable unipolar or bipolar (pseudo-differential) analog inputs across eight single-ended or four differential channels. An SAR ADC is a successive-approximation converter that uses an internal binary-weighted capacitor DAC and a comparator to digitize an analog input one bit per cycle. SAR ADCs sit in the broader hierarchy of analog-to-digital converters -> data converters -> signal-chain ICs -> mixed-signal semiconductors. Compared with sigma-delta ADCs they offer lower latency and a single-cycle conversion, while compared with flash ADCs they consume far less power and silicon area at moderate resolutions. The MAX1110 targets cost- and power-sensitive multi-channel monitoring nodes. Key features of the MAX1110EAP+TG52 include 50 ksps sampling rate, an internal 2.048V reference (±1.5% accuracy), single-supply operation from 2.7V to 5.5V, software-selectable input ranges (0-VREF or ±VREF), a hardware /SHDN pin for power cycling between conversions, and a serial interface that drops directly into SPI, QSPI, and MICROWIRE buses without external glue logic. Power-down current drops to under 1 microamp between conversions, suiting battery-powered and duty-cycled applications. The MAX1110 uses a charge-redistribution SAR architecture with an input track/hold that captures the input within a few hundred nanoseconds. Eight external analog inputs are routed through an analog multiplexer to the internal T/H and DAC; the S/H ratio is 1:1 (single converter shared across channels). Conversion latency is eight clock cycles, so a single conversion at the maximum 50 ksps rate completes in roughly 20 microseconds including acquisition. Typical applications for the MAX1110EAP+TG52 include portable and battery-powered data-acquisition modules, HVAC and building-automation sensor panels, industrial process monitors reading 4-20 mA loops via shunt resistors, medical patient-monitoring front ends (under appropriate isolation), optical-sensor front ends for smoke detectors and ambient-light meters, and embedded control boards that must read multiple potentiometers or thermistors. The internal reference and tiny SSOP footprint reduce BOM cost for multi-channel designs. A key design consideration is that the analog inputs source their charge through the internal T/H, so any source impedance above approximately 1 kohm will introduce gain error; always buffer high-impedance sensors with a rail-to-rail op-amp. Decouple AVDD with a 0.1 microfarat ceramic and a 10 microfarat bulk cap placed within 5 mm of the supply pin, and route digital and analog grounds to a single-point star to keep digital switching currents out of the analog reference node. This page consolidates datasheet specifications, distributor pricing tiers, true pin-for-pin drop-in alternatives, and design notes that are not available on the manufacturer product page alone.
MAX11110AUT+ - 10-Bit 2Msps SAR ADC | Maxim Integrated
The Maxim Integrated MAX11110AUT+ is a 10-bit, 2 Msps, low-power, serial-output successive-approximation-register (SAR) analog-to-digital converter housed in a 6-pin SOT-23 package. The device integrates a wide-bandwidth sample-and-hold amplifier, an internal 2.048 V reference option, and a high-speed SPI-compatible serial interface that operates up to 50 MHz, delivering full-scale input ranges from 0 V to VDD or to the external reference. The MAX11110AUT+ accepts a true bipolar input with a single 3 V supply and draws only 3.6 mW at 2 Msps, making it one of the most power-efficient SAR ADCs in the SOT-23-6 class. An SAR ADC (successive-approximation-register analog-to-digital converter) is a precision data-conversion architecture that uses a binary-search algorithm against an internal or external reference DAC to digitize an analog input one bit per clock cycle. SAR ADCs occupy the niche between slow but integrating sigma-delta ADCs and fast but power-hungry pipeline ADCs, offering deterministic latency, zero pipeline delay, and excellent DC accuracy at sampling rates from hundreds of ksps to a few Msps. They sit inside the hierarchy taxonomy (rapid expansion): SAR ADC -> data converter -> ADC/DAC -> signal chain IC -> semiconductor device. Key features of the MAX11110AUT+ include ±0.5 LBN INL and ±0.5 LBN DNL (no missing codes), a 73 dB SINAD at 1 MHz input, true-differential analog inputs, an external or internal 2.048 V reference, a shutdown mode that drops supply current to 1 µA, and a 1 Msps / 2 Msps software-selectable throughput. The SOT-23-6 footprint makes it one of the smallest SAR ADCs available for portable and space-constrained designs, and the automotive-grade temperature range of -40 to +125 °C allows deployment under hood and in industrial environments. Architecturally, the MAX11110AUT+ uses a charge-redistribution DAC array driven by the SAR logic, with the input sampled onto the hold capacitors through a high-impedance front-end switch network. An on-chip oscillator of the reference-free variant eliminates the need for an external clock, while the SPI digital interface allows daisy-chaining multiple devices for multi-channel systems. Compared with 8-bit family members in the MAX11115–MAX11117 family, the 10-bit MAX11110AUT+ adds 6 dB of dynamic range at the cost of slightly higher power. Typical applications for the MAX11110AUT+ include portable instrumentation, multi-cell battery monitoring with cell-balancing control, motor-control current-sense loops, optical-module photodiode readout, low-cost data acquisition front-ends, and consumer audio level-metering. The internal reference and tiny package make it especially attractive when board area and BOM cost dominate over absolute ENOB (effective number of bits). When designing with the MAX11110AUT+, place a 0.1 µF decoupling capacitor within 5 mm of the VDD pin and route the analog and digital grounds to a common star point. Use the SHDN pin to gate power in battery applications and avoid clocking the SPI bus faster than 50 MHz to keep timing margins valid. For best linearity, drive the analog inputs through a low-impedance op-amp buffer rather than a high-impedance source. This page synthesizes distributor pricing from DigiKey, Mouser, and Octopart; cross-brand drop-in alternatives sourced from the verified web data; and practical design notes not found in the manufacturer datasheet alone - giving engineers a single page for selection, sourcing, and PCB layout decisions.
MAX1111EEE+TG068 - 4-Ch 8-Bit SAR ADC, QSOP-16 | Analog Devices
The Analog Devices MAX1111EEE+TG068 is a +2.7V, low-power, 4-channel, 8-bit successive-approximation analog-to-digital converter (SAR ADC) with internal track/hold, voltage reference, clock, and SPI/QSPI/MICROWIRE-compatible serial interface, housed in a 16-pin QSOP package. Key headline parameters include 2.7V to 5.5V single-supply operation, 50 ksps sampling rate, and a typical supply current of only 85 µA during conversion, all delivered in a compact 1.6 mm-tape-and-reel tape-and-reel packing suffix (+TG068). A SAR ADC is a type of analog-to-digital converter that uses a binary-search successive-approximation algorithm against an internal or external reference to digitize an analog input. Within the broader component taxonomy, SAR ADCs sit under ADC -> data converter -> mixed-signal IC -> semiconductor. Low-power 8-bit SAR ADCs such as the MAX1111 occupy the entry-level precision tier of the data-converter market, typically used for sensor readout, panel controls, and portable instrumentation where 10-/12-bit precision is unnecessary. Key specifications of the MAX1111EEE+TG068 include 4 software-configurable analog inputs (unipolar or bipolar, single-ended or pseudo-differential pairs), an internal 2.048 V reference, software-programmable sample rate, and SPI/QSPI/MICROWIRE-compatible serial interface with SCHMITT-trigger SCLK input for noise-tolerant operation. The integrated reference and clock eliminate external components, reducing BOM count for compact designs. The MAX1111 employs a charge-redistribution SAR architecture with an input track/hold that supports input bandwidth greater than the Nyquist limit, allowing accurate digitization of higher-frequency signals without a separate front-end buffer. The internal reference is laser-trimmed for low initial error and low drift across the operating temperature range. Typical applications include portable and battery-powered data loggers, panel-meter signal conditioning, handheld instrumentation, and 4-channel sensor monitoring in industrial and IoT nodes. The wide 2.7V-5.5V supply range allows direct connection to single-cell Li-ion, 3.3V, or 5V rails without a level shifter. When designing with this device, place the 0.1 µF supply bypass capacitor within 5 mm of the AVDD pin to maintain converter accuracy. The serial interface shares ground reference with the controller, and a Schottky clamp on analog inputs is recommended if transients beyond VDD may occur. This page synthesizes distributor pricing, drop-in alternatives, internal companion MPN cross-references, and practical layout notes for the MAX1111EEE+TG068 not found in the manufacturer datasheet alone.