Circuitos integrados

Subcategorías

📁 ADC/DAC 3.100+ productos 📁 CI amplificadores 1.900+ productos 📁 Códecs de audio 18 productos 📁 CI de audio 2 productos 📁 Reloj y temporización 670+ productos 📁 Comparator ICs 1 productos 📁 DSP 1.100+ productos 📁 CI de adquisición de datos 2 productos 📁 Potenciómetros digitales 4 productos 📁 Controladores y drivers de pantalla 1 productos 📁 FPGA y CPLD 7.300+ productos 📁 CI de interfaz 3.400+ productos 📁 Controladores LED 1 productos 📁 CI lógicos 460+ productos 📁 CI de memoria 870+ productos 📁 Microcontroladores 20.000+ productos 📁 Microprocesadores 4 productos 📁 Controladores de motor 1 productos 📁 Otros 1 productos 📁 Sensor and Detector Interfaces 1 productos 📁 Circuitos integrados especializados 15 productos 📁 Circuitos integrados de vídeo 14 productos

Productos (39.000+)

MAX1245BEAP - 12-Bit 8-Ch 100ksps +3.3V ADC | Maxim Integrated
MAX1245BEAP

MAX1245BEAP - 12-Bit 8-Ch 100ksps +3.3V ADC | Maxim Integrated

The Maxim Integrated MAX1245BEAP is a +2.375V to +3.3V, low-power, 8-channel, 12-bit successive-approximation analog-to-digital converter (ADC) in a 20-pin SSOP package. The device combines an 8-channel analog input multiplexer, a high-bandwidth track/hold, a serial-interface SAR ADC core, and an internal 2.5V reference, delivering up to 100 ksps throughput while drawing only 1.3 mA (typ) from a single +3V supply. An ADC (analog-to-digital converter, also written A/D converter or A-to-D) is a mixed-signal integrated circuit that samples a continuous-time analog voltage and converts it into a discrete digital code that a microcontroller or DSP can process. The MAX1245 family belongs to the SAR (successive approximation register) sub-type, which internally performs a binary-search algorithm using an internal DAC and comparator. Within the broader taxonomy, this part sits under data converter -> ADC -> precision SAR ADC -> low-power multi-channel ADC -> power-management-aware signal-chain IC. SAR ADCs are favored when deterministic latency, low latency, and simplicity are required. Key features include 8 single-ended analog input channels (or 4 differential pairs via software control), an internal track/hold with >2 MHz input bandwidth, a 3-wire SPI/QSPI/MICROWIRE-compatible serial interface, hardware- and software-controlled power-down modes (1 µA max), and an internal 2.5V reference that can also be overdriven by an external reference for higher-accuracy applications. Typical applications include portable 2.5V and 3.3V data-acquisition systems, battery-powered instrumentation, pen digitizers, patient monitoring, and process-control I/O modules where multiple sensors share a single ADC. The low 1 mW (typ) power dissipation at 3V and the 1 µA power-down current make it ideal for power-constrained designs. When designing with the MAX1245BEAP, ensure the analog input range stays within the supply rails (rail inputs without overdrive damage), use a 0.1 µF ceramic bypass close to the supply, and observe the maximum 10 MHz SCLK limit of the SPI interface to maintain linearity. The internal reference settles within 1 ms after power-up, so a short delay is required before the first conversion. As of 2026-10-14, distributor pricing starts around $16.19 per 1ku list price from Maxim Integrated. This page synthesizes distributor pricing, drop-in same-package alternatives (MAX1245AEAP, MAX1245BCAP), and design notes not found in the manufacturer datasheet alone.

Cotización Contacto
MAX1246ACEE - 12-Bit 4-Ch 133ksps Serial ADC | Maxim Integrated
MAX1246ACEE

MAX1246ACEE - 12-Bit 4-Ch 133ksps Serial ADC | Maxim Integrated

The Maxim Integrated MAX1246ACEE (now supplied under the Analog Devices brand) is a 12-bit, low-power, 4-channel successive-approximation analog-to-digital converter (SAR ADC) in a 16-pin QSOP package, sampling up to 133 ksps on a single +2.7V to +3.6V supply. It integrates an internal 2.5V reference with a ±1.5% adjustable reference-buffer amplifier, accepts up to four single-ended or two differential analog inputs, and outputs conversion results through an SPI/QSPI/MICROWIRE-compatible serial interface. According to the manufacturer datasheet, the device draws only 1.3 mA at 133 ksps and drops to less than 1 µA in power-down mode. A successive-approximation ADC is a type of Nyquist-rate data converter that performs one bit decision per clock cycle using an internal binary-weighted capacitor DAC and a comparator. After N cycles (N being the resolution), the result represents the input voltage. SAR ADCs are favored over delta-sigma and pipelined ADCs when low latency, no pipeline delay, and deterministic acquisition are required. The MAX1246 belongs to the data converter -> ADC -> SAR ADC -> precision 12-bit ADC category, making it suitable for general-purpose mixed-signal measurement tasks where both speed and resolution are required without switching-converter-induced latency. Key electrical features include 133 ksps throughput, an internal 2.5V reference (with external reference option), ±1.5% reference-buffer trim range, single-supply +2.7V to +3.6V operation, hardware- or software-controlled power-down (<1 µA), 4 single-ended / 2 differential analog input channels, and an SPI/QSPI/MICROWIRE-compatible serial interface. The QSOP-16 footprint provides a compact surface-mount solution and the device is specified over the 0°C to +70°C commercial temperature range. Hardware shutdown via the SHDN pin combined with internal wake-up timing allows duty-cycled sampling for battery-friendly designs. The MAX1246's internal reference, integrated input multiplexer, and small-footprint serial interface target applications that need multi-channel acquisition in space-constrained boards, such as portable instrumentation, data loggers, sensor conditioning front-ends, and process-control I/O modules. Pin-for-pin compatibility with the MAX1247 family allows designers to scale resolution (10/12-bit) or reference strategy (internal vs external) without PCB rework. When designing with the MAX1246ACEE, decouple VDD and VREF locally with 0.1 µF and 10 µF capacitors, keep analog and digital grounds tied to a single star point, and route REF away from fast digital edges to preserve 12-bit linearity. For best AC performance at full 133 ksps throughput, ensure the host SPI clock is within the 0.1 MHz to 4 MHz spec range. This page consolidates distributor pricing as of 2026-10-14, drop-in same-brand and cross-brand alternatives in the QSOP-16 footprint, and practical PCB layout guidance not always visible from the manufacturer datasheet alone.

Cotización Contacto
MAX1246BCEE - 12-Bit, 133ksps, 4-Ch SAR ADC | Maxim Integrated
MAX1246BCEE

MAX1246BCEE - 12-Bit, 133ksps, 4-Ch SAR ADC | Maxim Integrated

The Maxim Integrated (Analog Devices) MAX1246BCEE is a 12-bit, 133 ksps successive-approximation analog-to-digital converter (ADC) with 2 or 4 input channels and a hardware-configurable single-ended or pseudo-differential input mode, housed in a 16-pin QSOP package. Operating from a single +2.7V to +3.6V supply, it integrates a 4-channel analog multiplexer (MUX), sample-and-hold amplifier, precision internal reference, and SPI/QSPI/MICROWIRE-compatible serial interface, drawing only 2.7 mW at full throughput. A SAR ADC is a type of analog-to-digital converter that uses a binary search algorithm with an internal capacitive DAC and a comparator to resolve one bit per clock cycle, delivering deterministic latency and excellent DC accuracy without pipeline delay. SAR ADCs are widely favored for multiplexed multi-channel data acquisition systems where precise, low-noise measurements of slowly-changing sensor signals are required, occupying a position above general-purpose integrating ADCs and below higher-speed pipeline ADCs in the data-converter hierarchy. Key specifications include ±1 LSB INL (B-grade), ±1 LSB DNL (no missing codes), an internal 2.048V reference, a hardware SHDN-bar pin plus software-controlled power-down that drops supply current to under 1 µA between conversions, and an external differential reference option. The MAX1246 family also provides automatic end-of-conversion shutdown for true micropower operation, making it well suited to battery-powered instrumentation. The 16-QSOP pinout exposes AIN0–AIN3 (or AIN0/1+ and AIN2/3-), REF, REFADJ, SHDN-bar, CS-bar, SCLK, DOUT, and DGND/SGND. Hardware-programmable channel-count and reference mode pins allow the same silicon to be configured as 2-channel differential or 4-channel single-ended without software overhead. Typical applications include portable data loggers, 4-20 mA loop-powered sensors, battery stack monitors, isolated transducer front ends, panel meters, and medical instrumentation front ends. For multi-rail designs needing more channels or higher speed, consider the MAX1230 family; for lower-power 8-channel needs, the MAX1247 is pin-compatible. Designers should place 0.1 µF ceramic bypass close to VDD and REF, route AIN traces away from SCLK/DOUT, and use the SHDN-bar pin to gate conversions for sub-microamp idle current. Compared with the MAX1246AEEE+, the B-grade guarantees tighter ±1 LSB INL/DNL across the full operating range.

Cotización Contacto
MAX1247BEEE-T - 12-Bit 133ksps 4-Ch SAR ADC | Maxim Integrated
MAX1247BEEE-T

MAX1247BEEE-T - 12-Bit 133ksps 4-Ch SAR ADC | Maxim Integrated

The Maxim Integrated (now part of Analog Devices) MAX1247BEEE-T is a 12-bit, 133 ksps, low-power, 4-channel, serial analog-to-digital converter (ADC) housed in a 16-pin QSOP package. It operates from a single +2.7V to +3.6V supply and integrates a 4-channel analog multiplexer, wide bandwidth track/hold, successive-approximation register (SAR) converter, and an SPI/QSPI/MICROWIRE-compatible serial interface, providing a complete 12-bit data acquisition front-end in a single 16-QSOP IC. An ADC (analog-to-digital converter) is a data-conversion semiconductor that translates continuous analog input signals into discrete binary codes for processing by a microcontroller, DSP, or ASIC. Within the broader power-management and signal-chain hierarchy, the SAR ADC family sits between high-speed flash converters and high-resolution delta-sigma converters, combining moderate speed (~100 ksps to 1 Msps), low power, deterministic latency, and a small footprint. The MAX1246/MAX1247 series in particular is widely used in industrial control, instrumentation, and portable battery-powered applications where 4-channel analog multiplexing and 12-bit resolution are needed without the noise penalty of higher-resolution converters. Key features of the MAX1247BEEE-T include 4 single-ended or 2 differential input channels selected through software, a fast 7.5 us successive-approximation conversion time, hardware- or software-controllable power-down modes that reduce current to under 10 uA between conversions, and a choice of external or internal 2.5V reference via the REF pin. The serial interface operates in SPI Mode 0 / Mode 3, reducing MCU pin count and simplifying PCB layout for dense designs. Architecturally, the MAX1247BEEE-T uses an inherently-monotonic charge-redistribution SAR core with input track-and-hold rated to 6 MHz input bandwidth, supported by a 3 kHz -3 dB analog input bandwidth defined by the S/H stage. The B grade guarantees ±1 LSB INL and ±1 LSB DNL (no missing codes), making it well-suited for DC measurement, closed-loop control, and sensor conditioning. Typical applications include industrial process control loops, portable data loggers, battery-powered instrumentation, multi-sensor monitoring in HVAC controls, and embedded industrial PLC analog input modules. Its small 16-QSOP footprint and < 1 mA operating current also suit handheld test instruments and 4-20 mA sensor digitizers where board area and quiescent current are constrained. When using this converter, ensure the analog inputs remain within the supply rails (no negative voltages without level shifting), the reference decoupling capacitor is placed within 1 cm of the REF pin to suppress reference-induced noise, and the SPI SCLK is gated when CS is high to prevent spurious conversions. Internal averaging is not provided; if additional noise filtering is required, an external RC network or post-processing averaging should be added. This page synthesizes distributor pricing, drop-in-compatible QSOP-16 alternatives, and practical PCB-layout design notes not aggregated in the Maxim datasheet alone.

Cotización Contacto
MAX1248ACEE - 10-Bit 4-Ch 133ksps SAR ADC | Maxim Integrated
MAX1248ACEE

MAX1248ACEE - 10-Bit 4-Ch 133ksps SAR ADC | Maxim Integrated

The Maxim Integrated MAX1248ACEE is a 10-bit, 4-channel, low-power successive-approximation analog-to-digital converter (SAR ADC) with a 133 ksps maximum sampling rate, internal 2.5V reference, and SPI/QSPI/MICROWIRE-compatible serial interface, housed in a 16-pin QSOP package. An ADC (analog-to-digital converter) is a data-acquisition component that converts a continuous analog input voltage into a discrete digital code; the MAX1248ACEE belongs to the SAR ADC family, which uses a successive-approximation register and an internal capacitive DAC to perform a binary search on the input voltage in one conversion cycle. In the broader hierarchy, SAR ADCs sit under Nyquist-rate ADCs, which sit under data converters, which are a sub-category of mixed-signal ICs alongside DACs and codecs. The 10-bit resolution and 4-channel input multiplexer make the MAX1248ACEE well suited to medium-accuracy multi-sensor systems where cost, channel count, and serial-interface simplicity outweigh absolute precision. Key features include a single +2.7V to +5.25V analog/digital supply, a true differential analog input, an internal track-and-hold amplifier with 4 MHz bandwidth, software- and hardware-controllable shutdown modes that reduce supply current to under 10 µA between conversions, and a hard-wired active-low SHDN pin. The reference-buffer amplifier provides a ±1.5% voltage adjustment range for system-level calibration. The serial interface supports both external-clock and internal-clock modes, allowing the host microcontroller to offload bit-streaming at clock rates up to the QSPI specification. The architecture combines a 4-input analog multiplexer, a high-bandwidth track/hold, and a charge-redistribution SAR DAC on a single die. The internal 2.5V reference (used by the MAX1248; the MAX1249 variant uses an external reference) is trimmed for low drift and feeds the reference buffer, which can also drive an external load up to the datasheet-specified limit. Hardware and software shutdown, plus automatic end-of-conversion power-down, allow system quiescent current to drop an order of magnitude between sample bursts. Typical applications include portable data loggers, patient-monitoring front ends, 4-20 mA loop-powered sensor digitizers, pen-digitizer tablets, and factory-floor PLC analog input modules. Designers also deploy the part in HVAC thermistor arrays and battery-powered instrumentation where the 1.5 mA active supply current and sub-10 µA shutdown current extend operating life. When designing with the MAX1248ACEE, ensure REF bypass capacitance per the datasheet and route AVDD/DVDD separately if PCB noise is a concern. The internal 2.5V reference cannot source large external loads - if the system requires reference sharing, add a unity-gain buffer. Layout should keep analog and digital grounds joined only at the IC's GND pin to avoid digital switching currents corrupting the sample-and-hold. This page synthesizes distributor pricing, drop-in same-family alternatives, and practical design guidance not found in the manufacturer datasheet alone, giving engineers a single source for selection, layout, and sourcing decisions.

Cotización Contacto
MAX1249BCEE - 10-Bit 4-Ch 133kSPS SAR ADC QSOP-16 | Maxim Integrated
MAX1249BCEE

MAX1249BCEE - 10-Bit 4-Ch 133kSPS SAR ADC QSOP-16 | Maxim Integrated

The Maxim Integrated MAX1249BCEE is a 10-bit, 4-channel, low-power successive-approximation analog-to-digital converter (SAR ADC) with serial (SPI/QSPI/MICROWIRE-compatible) output, offered in a 16-pin QSOP package and operating from a single +2.7V to +5.25V supply. It combines a 4-channel analog input multiplexer, a high-bandwidth track/hold, a successive-approximation ADC core, and an external-reference input, with a maximum sampling rate of 133 kSPS and software/hardware power-down control. A SAR ADC is a type of analog-to-digital converter that uses a binary-search successive-approximation algorithm against an internal DAC to digitize an input voltage in N clock cycles for N bits of resolution. SAR ADCs sit within the broader hierarchy of analog-to-digital converters -> data converters -> mixed-signal ICs -> power management and signal-chain semiconductors, and are favored where deterministic latency, low power, and small package size matter more than the very highest sampling rates of pipeline or sigma-delta ADCs. Key features include 2 or 4 single-ended / 2 differential input channels selected through software, an external reference input (the MAX1248 variant adds an internal 2.5V reference, the MAX1249 requires an external reference), ±1.5% reference-buffer adjustment range, an active-low SHDN pin plus software-controlled power-down that can be triggered automatically at end-of-conversion, and SPI/QSPI/MICROWIRE-compatible serial interface with selectable clock edge/polarity. The MAX1249BCEE uses a charge-redistribution DAC array and an input track/hold optimized for signals up to the Nyquist rate, achieving typical INL/DNL near 1 LSB and >64 dB SNR at the rated throughput. Power consumption is in the low milliamp range during active conversion and drops to microamp levels in standby, enabling battery-friendly operation. Typical applications include portable data logging, sensor signal conditioning (temperature, pressure, strain), process-control front ends, instrumentation panel meters, and 4-20 mA loop digitization in industrial systems. The 4-input multiplexer is well-matched to multi-transducer front ends where one ADC serves several analog sources. When designing with this part, place the external reference bypass capacitor close to the REF pin and route analog/digital grounds in a star or split-plane topology to preserve SNR. Configure SHDN polarity, clock phase (CPOL/CPHA), and channel selection through the serial interface before each conversion. This page synthesizes distributor pricing, drop-in QSOP-16 alternatives, and design guidance beyond the manufacturer datasheet so engineers can quickly decide whether the MAX1249BCEE fits their 10-bit multi-channel ADC application.

Cotización Contacto
MAX12528ETK+ - Dual 80Msps 12-Bit IF/Baseband ADC | Maxim Integrated
MAX12528ETK+

MAX12528ETK+ - Dual 80Msps 12-Bit IF/Baseband ADC | Maxim Integrated

The Maxim Integrated MAX12528ETK+ is a dual 80Msps, 12-bit analog-to-digital converter (ADC) with fully differential wideband track-and-hold inputs, housed in a 68-pin TQFN (HVQCCN) package. It operates from a single 3.3V supply and delivers 73dB/72.2dB SNR at input frequencies of 70MHz/175MHz, with 83.5dBc/78.8dBc SFDR at the same conditions. Power consumption is 980mW in differential clock mode and 952mW in single-ended clock mode. An analog-to-digital converter is a mixed-signal IC that samples continuous analog signals and produces a discrete binary code proportional to the input voltage. ADC performance is characterized by sample rate (Msps), resolution (bits), SNR, SFDR, ENOB, and input bandwidth. Dual ADC ICs integrate two matched channels on one die - simplifying board layout for diversity receivers, I/Q baseband chains, and multi-antenna systems. The MAX12528 family belongs to the IF/Baseband ADC category, sitting between the analog RF front-end and the digital demodulator/baseband processor. Key features of the MAX12528ETK+ include a 73dB SNR at 70MHz input, 80Msps per channel sample rate, 12-bit resolution, and an LVCMOS-compatible digital output bus. The wideband differential track-and-hold supports direct IF sampling to 350MHz, eliminating the need for external down-conversion stages. Integrated input pro-termination and an internal reference reduce external components and BOM cost. The architecture uses two matched pipelined ADC cores sharing one internal bandgap reference and one common PLL clock multiplier. Each channel features a wideband differential T/H driving an internal quantizer, with on-chip digital error correction. The dual-matched core design ensures gain and offset matching better than 0.5dB/2LSB between channels, critical for image-cancelled demodulation. Typical applications include cellular base-station receiver IF sampling, cable-modem termination systems (CMTS), wireless-local-loop receivers, point-to-point microwave links, and medical imaging digitizers. The high SFDR at 175MHz makes it suitable for undersampling multi-carrier IF chains. When designing with the MAX12528, ensure the analog and digital ground planes are separated and joined at a single point under the IC. Use a linear regulator for AVDD rather than a DC-DC switcher, because switching ripple at the input coupling path reduces SNR. Drive the analog inputs with a fully differential amplifier for best SFDR. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found in the manufacturer datasheet alone.

Cotización Contacto
MAX12528ETK+TD - Dual 12-Bit 80Msps ADC | Maxim Integrated
MAX12528ETK+TD

MAX12528ETK+TD - Dual 12-Bit 80Msps ADC | Maxim Integrated

The Maxim Integrated (now Analog Devices) MAX12528ETK+TD is a dual-channel, 12-bit, 80 Msps analog-to-digital converter (ADC) featuring fully differential wideband track-and-hold (T/H) inputs and on-chip quantizers, packaged in a 68-pin TQFN-68 (10x10 mm, 0.8 mm height, MO-220-WNND-2). It is specifically designed for IF/baseband digitization in communications, instrumentation, and imaging systems. The converter integrates dual sample-and-hold amplifiers and dual pipelined quantizer cores that share a single internal reference, enabling simultaneous sampling of two channels with tight phase alignment. An ADC (Analog-to-Digital Converter) is a semiconductor device that converts continuous analog voltage signals into discrete digital codes, forming the critical bridge between the analog physical world and digital signal processing blocks such as FPGAs, ASICs, and DSPs. Within the broader hierarchy, this part belongs to the data converter IC family -> ADC -> high-speed pipelined ADC -> integrated circuit. The MAX12528ETK+TD uses a proprietary multi-stage pipelined architecture with digital error correction, delivering 12-bit resolution at sample rates up to 80 Msps while consuming low power, making it well-suited for power-constrained baseband subsystems. Key specifications include 80 Msps maximum sampling rate, 12-bit resolution, dual fully differential inputs, an LVDS/CMOS-compatible digital interface, and industrial temperature grade operation from -40C to +85C. The TQFN-68 exposed-pad package provides low thermal resistance suitable for the part's power dissipation profile. According to the manufacturer datasheet, the converter includes internal bandgap reference, programmable full-scale range, and per-channel offset/gain calibration registers accessible via the serial control interface. Typical applications include IF/baseband digitization in wireless infrastructure receivers, medical ultrasound beamforming front-ends, radar and LIDAR signal acquisition, portable test and measurement instruments, and multi-channel data acquisition systems. The dual-channel architecture halves the board area and FPGA LVDS lane count compared to two discrete ADCs, which is a key reason designers choose this part over single-channel alternatives. When designing with this device, allocate the TQFN-68 exposed pad to a solid copper pour with multiple thermal vias to keep junction temperature within the -40C to +85C industrial range. Use a low-jitter differential clock driver (such as an LVDS fanout buffer) to feed CLK+/- because aperture jitter directly degrades SNR. Decouple AVDD and DVDD rails separately with 10uF bulk and 0.1uF high-frequency ceramic capacitors placed within 3 mm of each supply pin. This page synthesizes distributor pricing, drop-in same-package alternatives, and practical PCB-layout guidance that is not consolidated in the manufacturer datasheet.

Cotización Contacto
MAX12529ETK+ - Dual 96Msps 12-Bit ADC | Maxim Integrated
MAX12529ETK+

MAX12529ETK+ - Dual 96Msps 12-Bit ADC | Maxim Integrated

The Maxim Integrated MAX12529ETK+ is a dual, 96Msps, 12-bit analog-to-digital converter (ADC) featuring fully differential wideband track-and-hold (T/H) inputs and internal quantizers, housed in a 68-pin thin QFN (TQFN) package. Operating from a single 3.3V supply, it delivers high dynamic performance optimized for low power, small size, and demanding intermediate frequency (IF) and baseband sampling applications. An analog-to-digital converter (ADC) is a mixed-signal integrated circuit that converts continuous analog voltage signals into discrete digital codes. Within the broader semiconductor taxonomy, the MAX12529 belongs to the data-converter category, which sits between analog front-end signal conditioning and digital signal processing blocks. The 12-bit resolution offers 4096 discrete codes (LSB size = FS/4096), making the part suitable for communications and imaging systems where moderate dynamic range and high sampling speed are required. Dual-channel integration reduces board area by combining two synchronized converters in one package. Key features include 96Msps sampling rate per channel, 12-bit resolution, 3.3V single-supply operation, fully differential wideband T/H inputs, and low-voltage/low-power characteristics. According to the Maxim datasheet, the part is optimized for IF and baseband sampling in wireless infrastructure, with internal quantizers that maintain SNR performance at high input frequencies. The 68-pin TQFN package provides excellent thermal dissipation through an exposed pad. The MAX12529 utilizes a pipelined multi-stage ADC architecture with digital error correction to achieve low spurious content at high sampling rates. Internal reference and clock buffering simplify board-level design, while the wideband differential input structure accommodates single-ended-to-differential transformer or driver front ends. The combined architecture supports dual-channel synchronous sampling required for I/Q signal processing in quadrature demodulation paths. Typical applications include wireless base-station receiver IF sampling, cable-modem downstream QAM demodulators, medical imaging ultrasound front-ends, radar digitizers, and portable instrumentation. The dual channel also suits MIMO radio designs and diversity receivers where matched-channel sampling is critical. In radar and ultrasound, the wideband differential input preserves harmonic content needed for matched-filter pulse compression. When designing with the MAX12529, ensure the analog input drive network provides the correct common-mode voltage (typically 1.65V at mid-scale for 3.3V supply) and presents low source impedance across the Nyquist bandwidth. Decouple AVDD and DVDD rails separately near the package pins to prevent digital switching noise from coupling into the analog front end, and bond the exposed thermal pad to a continuous ground plane for thermal dissipation. This page synthesizes distributor pricing, parametric comparison data, drop-in alternatives from the same Maxim family, and practical design notes not consolidated in the manufacturer datasheet, giving engineers a faster path from selection to prototype.

Cotización Contacto
MAX1254AEUE+T - 12-Bit 10-Ch ADC System Monitor | Maxim Integrated
MAX1254AEUE+T

MAX1254AEUE+T - 12-Bit 10-Ch ADC System Monitor | Maxim Integrated

The Maxim Integrated MAX1254AEUE+T is a stand-alone, 10-channel, 12-bit system monitor with internal temperature sensor and VDD monitor, housed in a 16-pin TSSOP package. It operates from a 4.5V to 5.5V analog supply, delivers 12-bit resolution across 10 analog input channels, and integrates an on-chip temperature sensor plus a dedicated VDD monitor input. The internal 4.096V reference simplifies external circuitry and supports ratiometric conversion. A system monitor (or supervisory ADC) is a type of mixed-signal data-acquisition IC that combines an analog-to-digital converter with housekeeping functions such as power-supply supervision, temperature sensing, and fault thresholds. It sits hierarchically under data acquisition (DAQ) -> ADC -> mixed-signal IC -> power management IC, and is typically deployed as the analog front end for board-level telemetry and health monitoring. Compared with discrete ADC plus thermistor plus supervisor solutions, a system monitor integrates these functions into one die surface to save PCB area and BOM cost. Key features include 12-bit resolution, 10 single-ended analog inputs, an internal 4.096V voltage reference, integrated temperature sensor covering -40 to +85 C with +/-2 C typical accuracy, dedicated VDD monitor input, and AutoShutdown reducing supply current to less than 8 uA at low sampling rates. The device also supports 94 ksps maximum sampling rate per channel in single-channel conversion mode, with hardware-configurable single-ended inputs and an SPI-compatible serial interface. Architecturally the MAX1254AEUE+T uses a successive-approximation register (SAR) ADC core with input track-and-hold, on-chip reference buffer, and a sequencer that automates channel scanning. A state machine plus on-chip result RAM enables stand-alone operation without continuous host intervention, which is why Maxim labels it "stand-alone". The internal temperature sensor uses a bandgap-derived proportional-to-absolute-temperature (PTAT) cell digitized by the same SAR converter through an internal MUX. Typical applications include telecom equipment health monitoring, server board telemetry, industrial control panel supervision, basestation power amplifier thermal monitoring, and battery-charging voltage and temperature monitoring. The 5V analog supply and 12-bit resolution make it well suited for 0-5V industrial transducer signal chains. When designing with this device, ensure the analog supply is well decoupled with a 10 uF bulk plus 0.1 uF ceramic cap at AVDD, and provide a logic-level translation scheme if interfacing to 3.3V microcontrollers on DIN. The internal reference is stable but should be bypassed externally with a 1 uF to 10 uF capacitor on REF for low-noise operation. This page synthesizes distributor pricing, same-package drop-in alternatives from the Maxim MAX1253/MAX1254 family, design notes, and a side-by-side parametric comparison not found in a single manufacturer datasheet view.

Cotización Contacto
MAX12553ETL+G3U - 14-Bit 65Msps 3.3V ADC | Analog Devices
MAX12553ETL+G3U

MAX12553ETL+G3U - 14-Bit 65Msps 3.3V ADC | Analog Devices

The Analog Devices (formerly Maxim Integrated) MAX12553ETL+G3U is a 3.3V, 14-bit, 65Msps analog-to-digital converter (ADC) with a fully differential wideband track-and-hold (T/H) input amplifier and a low-noise quantizer core, housed in a 40-pin thin QFN (HVQCCN, 6mm x 6mm x 0.8mm) package with exposed paddle. An ADC (analog-to-digital converter) is a mixed-signal integrated circuit that samples a continuous analog input voltage and produces a discrete digital code proportional to that voltage. High-speed 14-bit ADCs such as the MAX12553 are positioned within the data-converter hierarchy between 12-bit general-purpose parts and 16-bit precision parts, occupying the sweet spot for communications, medical imaging, and instrumentation applications where dynamic range beyond 12 bits is required but full 16-bit linearity is not essential. The MAX12553 operates from a single 3.3V supply, simplifying system power-rail design relative to ADCs requiring 5V analog and 3.3V digital rails. Key specifications include a 65Msps maximum sampling rate, 14-bit resolution, single 3.3V analog supply, internal 2.048V bandgap reference (or optional external reference), and a flexible CMOS-compatible digital interface. The fully differential input stage provides excellent common-mode noise rejection and supports both single-ended-to-differential and fully differential analog front-end topologies. The internal duty-cycle equalizer (DCE) compensates for clock duty-cycle distortion, simplifying timing closure with non-50% clock sources. Architecturally, the MAX12553 uses a pipelined multi-stage converter topology that delivers 14-bit linearity at 65Msps while maintaining low latency suitable for multiplexing multi-channel systems. The wideband T/H front-end handles input signals up to and beyond the Nyquist frequency, and the internal reference structure allows the user to select between the on-chip 2.048V bandgap or an external reference for gain calibration or ratiometric measurement. The device supports both single-ended and differential input clock drive modes. Typical applications include IF/baseband digitizing in wireless infrastructure, medical ultrasound beamformers, portable instrumentation, CCD imaging, and multichannel data acquisition systems. The wide input bandwidth and differential input make it well suited to drive ADCs directly from SAW filter outputs or transformer-coupled IF stages without an additional pre-amplifier. When designing with the MAX12553, place the exposed paddle (EP) on a continuous ground pour with multiple thermal vias to achieve the rated 14-bit performance and ensure specified INL/DNL across the industrial temperature range. Decouple AVDD and DVDD separately with low-ESR 0.1uF and 10uF ceramic capacitors placed as close as possible to the supply pins, and route the analog and digital ground returns to a single-point star ground beneath the device. This page synthesizes distributor pricing, drop-in alternatives sourced from the MAX12553 family, and practical design notes not found in the manufacturer datasheet alone.

Cotización Contacto
MAX12553ETL+TG3U - 14-Bit 65Msps 3.3V ADC | Maxim Integrated
MAX12553ETL+TG3U

MAX12553ETL+TG3U - 14-Bit 65Msps 3.3V ADC | Maxim Integrated

The Analog Devices (formerly Maxim Integrated) MAX12553ETL+TG3U is a 14-bit, 65Msps, 3.3V pipelined analog-to-digital converter (ADC) housed in a 40-pin thin QFN package with exposed pad (TQFN-EP, 6mm x 6mm x 0.8mm). It integrates an on-chip track-and-hold and reference, and supports both single-ended and differential analog inputs, simplifying front-end design and reducing external component count. The internal duty-cycle equalizer (DCE) accepts a wide range of clock duty cycles, easing timing closure with common FPGA or ASIC sources. An ADC (Analog-to-Digital Converter) is a mixed-signal integrated circuit that samples continuous analog voltage and quantizes it into a discrete digital code. Pipelined ADCs use multiple cascaded low-resolution stages to achieve high sample rates (tens to hundreds of Msps) at moderate resolution (10-16 bits), and they sit within the IC hierarchy: data converter -> ADC -> pipelined ADC -> mixed-signal IC -> semiconductor. The MAX12553 is a representative member of this family, optimized for low power (3.3V supply) and small footprint. Key specifications include 14-bit resolution, 65Msps maximum sample rate, a 3.3V analog/digital supply, and an LVDS-compatible 14-bit parallel digital interface. The differential analog input is internally biased with a common-mode reference, which removes the need for an external op-amp level shifter in many applications. The integrated bandgap reference and input track-and-hold minimize external BOM, while the on-chip duty-cycle equalizer corrects non-50% clocks. The MAX12553 architecture uses a multi-stage pipelined core with per-stage error correction, achieving low integral nonlinearity (INL) and differential nonlinearity (DNL) suitable for communications, imaging, and instrumentation. The LVDS output bus reduces EMI relative to CMOS alternatives at the 65Msps data rate, simplifying PCB routing and reducing ground-bounce coupling into the analog front end. Typical applications include high-speed digital oscilloscopes and data acquisition front ends, IF-sampling software-defined radio receivers, medical ultrasound beamformers, CCD/cis imaging pipelines, and baseband digitization in point-to-point microwave backhaul links. The wide input bandwidth and low aperture jitter make it well suited for undersampling IFs in communications receivers. When designing with the MAX12553, drive the analog input with a low-noise differential amplifier (e.g., a fully-differential op-amp such as the MAX4108) and provide a low-jitter clock source to preserve SNR at high input frequencies. Decouple AVDD and DVDD with separate 0.1uF and 10uF capacitor networks placed close to the supply pins, and tie the exposed pad (EP) to a clean analog ground plane for thermal dissipation and ground reference integrity. This page synthesizes the manufacturer datasheet, distributor pricing, drop-in same-package alternatives, and practical design notes not found in the datasheet alone, providing a self-contained reference for component evaluation, sourcing, and PCB bring-up.

Cotización Contacto
MAX12554ETL+D - 14-Bit 80Msps 3.3V ADC | Analog Devices
MAX12554ETL+D

MAX12554ETL+D - 14-Bit 80Msps 3.3V ADC | Analog Devices

The Analog Devices (formerly Maxim Integrated) MAX12554ETL+D is a 14-bit, 80 Msps analog-to-digital converter operating from a single 3.3 V supply, offered in a 40-pin TQFN-EP (6 x 6 mm, 0.80 mm height) with the package code T4066-3. It is specified for direct IF sampling up to 400 MHz with excellent dynamic performance, providing 72.4 dB SNR and 86.2 dBc SFDR at fIN = 3 MHz, and 70.9 dB SNR and 82.5 dBc SFDR at fIN = 175 MHz, plus a low noise floor of -74.8 dBFS. The +D suffix denotes the tape-and-reel, RoHS-compliant lead-free shipping option. An ADC (analog-to-digital converter) is a mixed-signal integrated circuit that quantizes a continuous analog input into a discrete digital code. The MAX12554 belongs to the successive-approximation (SAR) and pipelined ADC product family, sitting in the broader hierarchy of data converter -> mixed-signal IC -> semiconductor. Its high sampling rate places it in the mid-speed tier between general-purpose SAR ADCs (>1 Msps but <40 Msps) and high-speed pipeline ADCs (>100 Msps), making it a transition device optimized for IF-sampling communications receivers. Key differentiating specifications include the 80 Msps sample rate, 14-bit resolution, 3.3 V single-supply operation, integrated input buffer, and pin-compatibility with the MAX12555 (95 Msps, 14-bit) and MAX12556 (65 Msps, 14-bit) family members. The TQFN-EP package exposes a thermal pad that reduces theta-JA, supporting continuous operation across the -40 C to +85 C industrial temperature range. Architecturally, the MAX12554 uses a differential pipelined input stage followed by a digital error-correction block, with internal bandgap reference and proprietary low-distortion track-and-hold. The 3.3 V analog supply can be derived from a low-noise LDO such as the MAX8881 or ADP3334 to preserve the stated SNR/SFDR performance. Typical applications include cellular base-station IF digitizers, cable-modem upstream/downstream receivers, medical ultrasound beamformers, and high-end instrumentation digitizers. Its 80 Msps rate at 14-bit resolution is well-suited for undersampling IF signals in superheterodyne receivers where the ADC aliases a high-frequency band down to baseband. When designing with this part, drive the analog input differentially to fully realize the 86 dBc SFDR; single-ended drive typically loses 8-10 dB of distortion performance. Place the analog and digital ground planes as a single split plane joined under the IC, and decouple AVDD/DVDD with 1 uF and 0.1 uF ceramics within 5 mm of each supply pin. This page synthesizes distributor pricing, pin-compatible same-family alternatives (MAX12555ETL+D, MAX12556ETL+D), drop-in cross-brand equivalents, and practical PCB layout guidance not collected in the manufacturer datasheet.

Cotización Contacto
MAX12554ETL/GG8 - 14-Bit 80Msps 3.3V ADC, TQFN-40 | Maxim
MAX12554ETL/GG8

MAX12554ETL/GG8 - 14-Bit 80Msps 3.3V ADC, TQFN-40 | Maxim

The Maxim Integrated (now Analog Devices) MAX12554ETL/GG8 is a 14-bit, 80Msps, low-power analog-to-digital converter (ADC) with a single 3.3V supply, housed in a 40-pin TQFN (6x6 mm, 0.80 mm height) package. It features a pipelined architecture optimized for direct IF sampling to 400 MHz, making it suitable for communications, baseband, and intermediate-frequency digitisation where aliasing of higher-bandwidth content is desired. According to the manufacturer datasheet, the part delivers 72.4 dBFS SNR and 86.2 dBc SFDR at 3 MHz input, and 70.9 dBFS SNR and 82.5 dBc SFDR at 175 MHz input, with a low -74.8 dBFS noise floor. An ADC (Analog-to-Digital Converter) is a mixed-signal integrated circuit that samples continuous analog input voltages and converts them into discrete digital codes. In the component taxonomy it belongs to data converters, which sit under signal conditioning and interface ICs in the broader mixed-signal/power management hierarchy. High-speed 14-bit ADCs such as the MAX12554 are typically placed between an analog front-end (amplifier, filter, balun) and a digital signal processor (DSP, FPGA, or ASIC), translating modulated IF/RF signals into the digital domain for demodulation, equalization, or analysis. Key features of the MAX12554 include a flexible reference structure that accepts the internal 2.048 V bandgap reference or an externally applied reference, an offset-binary output code, parallel CMOS-compatible digital outputs, and a 300 uW power-down mode for battery-aware idle states. The part operates from -40C to +85C industrial temperature range and is designed for 3.3V single-supply operation, simplifying board power tree design relative to older 5V ADCs. Typical applications include wireless base-station receivers, IF-sampling software-defined radio (SDR), portable instrumentation, medical imaging front-ends, and ultrasound beam-forming. Its 400 MHz direct-IF capability and 14-bit resolution make it a strong fit for multi-carrier GSM/EDGE, CDMA, and WCDMA receive chains where spurious-free dynamic range directly impacts demodulation error-vector magnitude (EVM). A key design consideration: provide a low-jitter sampling clock and a properly bypassed analog supply - the SNR floor of 72.4 dBFS is only achievable with the analog and digital ground planes properly partitioned, as described in the datasheet's layout guidelines. Decoupling should include 0.1 uF + 10 uF ceramic capacitors within 5 mm of the AVDD and DVDD pins. The /GG8 suffix indicates the part is supplied on a 13-inch tape-and-reel (reel code GG8) carrying 2,500 units per reel. Note: the MAX12554ETL/GG8 is listed as obsolete by some distributors - verify lifecycle status and consider the active MAX12554ETL+ variant as the recommended replacement for new designs. This page synthesizes distributor pricing, drop-in alternatives drawn from the same Maxim/ADI family, and practical layout/clocking notes not found in the bare datasheet.

Cotización Contacto
MAX12558ETK+ - Dual 80Msps 14-Bit IF/Baseband ADC | Maxim Integrated
MAX12558ETK+

MAX12558ETK+ - Dual 80Msps 14-Bit IF/Baseband ADC | Maxim Integrated

The Analog Devices / Maxim Integrated MAX12558ETK+ is a dual, 3.3V, 14-bit, 80 Msps analog-to-digital converter (ADC) with fully differential wideband track-and-hold (T/H) inputs driving internal pipelined quantizers, housed in a 68-pin TQFN (10x10 mm) package. It features two simultaneous 80 Msps conversion channels optimized for broadband IF and baseband digitization, a separate digital I/O supply rail from 1.7V to 3.6V for flexible logic interfacing, and pin-selectable output formatting (two's complement or Gray code). An analog-to-digital converter (ADC) is a mixed-signal integrated circuit that converts continuous analog input voltages into discrete digital output codes, enabling digital signal processing of real-world signals. The MAX12558 belongs to the IF/baseband sampling ADC class, which sits architecturally between high-speed RF sampling ADCs (gigasample range) and general-purpose successive-approximation ADCs (kilosample range). Within the power-management and data-conversion IC taxonomy, IF-sampling ADCs like the MAX12558 are a sub-class of data converters -> ADC -> pipelined ADC -> mixed-signal IC -> semiconductor. They are typically used after downconversion stages in radio receivers and are valued for their combination of high sampling rate, moderate resolution (14-bit), low power consumption, and integrated T/H front ends that simplify front-end filter design. Key features include dual simultaneous sampling at 80 Msps per channel, 14-bit resolution, integrated differential T/H inputs, an input bandwidth suitable for direct IF sampling up to 200 MHz, and CMOS-compatible digital outputs. The device operates from a single 3.3V analog supply and a separate 1.7V-3.6V digital supply, allowing direct connection to FPGAs, DSPs, or low-voltage ASICs without level shifting. Internal reference and clock-buffer circuits reduce external BOM. The MAX12558 uses a multi-stage pipelined architecture with on-chip digital error correction, providing 14-bit linearity at 80 Msps with low latency per stage. The pipelined topology offers a favorable trade-off between sample rate, power consumption, and resolution for communications signal chains. The integrated T/H stage handles wideband differential inputs with high common-mode rejection, which is critical for digitizing noisy IF signals. Typical applications include cellular base-station receiver digitizers, cable downstream receivers, radar IF processing, medical imaging digitizers, broadband communications test equipment, and multi-channel data-acquisition systems. The dual-channel architecture halves board area for I/Q or diversity receivers. When designing with the MAX12558, ensure the analog input network is impedance-matched for the desired IF frequency and that the separate AVDD/DVDD rails are properly decoupled to prevent digital switching noise from coupling into the analog front end. The exposed pad on the TQFN-68 package must be soldered to a low-impedance ground plane for thermal dissipation and electrical performance. This page synthesizes distributor pricing, drop-in package-compatible alternatives from the same Maxim family, and practical layout guidance not collected in any single manufacturer document.

Cotización Contacto
MAX12558ETK+TD - 14-Bit 80Msps Dual IF/Baseband ADC | Maxim
MAX12558ETK+TD

MAX12558ETK+TD - 14-Bit 80Msps Dual IF/Baseband ADC | Maxim

The Maxim Integrated (now Analog Devices) MAX12558ETK+TD is a dual, 14-bit, 80Msps analog-to-digital converter optimized for IF and baseband digitisation, housed in a 68-pin TQFN (10x10 mm, 0.80 mm height, MO-220WNND-2) package. It operates from a 3.3V analog supply, integrates fully differential wideband track-and-hold (T/H) front ends, and drives internal pipelined quantizers that resolve 14 bits per channel at sample rates up to 80 Msps. The dual-channel architecture targets receivers that need to capture the I and Q baseband streams (or two IF slices) from a single chip, eliminating channel-matching skew between ADCs and reducing board area. An ADC (analog-to-digital converter) is the bridge between the analog RF/IF domain and the digital signal-processing domain of a receiver. Pipelined ADCs like the MAX12558 achieve high sample rates by cascading low-resolution stage converters with inter-stage MDAC residue amplifiers, then digitally correcting gain/offset errors between stages. Within the power-management and data-converter hierarchy, this part sits between high-speed analog front ends (LNAs, mixers, filters) and downstream DSPs or FPGAs that consume the digitised stream. Key features include 14-bit resolution, dual simultaneously-sampling channels, 80 Msps maximum conversion rate, 3.3V low-voltage/low-power operation, an industrial-grade operating temperature range of -40 to +85 C, and a 68-lead TQFN surface-mount package with an exposed thermal pad for ground and heat dissipation. Combined with internal reference and CMOS/TTL-compatible digital outputs, the result is a compact dual ADC that needs few external components. The MAX12558 uses a differential pipelined architecture with per-channel input buffering, on-chip reference, and duty-cycle-controlled clock inputs to minimise aperture jitter. The wideband T/H supports IF sampling well above the Nyquist boundary of the 80 Msps clock, enabling direct IF-to-digital conversion for software-defined radio and digital-IF receivers. Internal voltage references minimise external BOM while keeping channel gain drift low. Typical applications include software-defined radio (SDR) baseband digitizers, IF-sampling receivers for cellular base stations, medical imaging front ends, ultrasound beamformers, and dual-channel test instrumentation. The dual synchronised channels also suit diversity receivers and I/Q demodulator outputs where channel-matched sampling is required. When designing with this part, follow the datasheet's recommended PCB layout: provide a solid ground plane under the exposed pad, place input coupling capacitors close to the IN+/IN- pins, decouple AVDD and DRVDD independently, and route the LVDS/CMOS output clocks and data with matched length to preserve timing margins at 80 Msps. For the best SNR, drive the analog inputs differentially from a low-impedance, low-distortion front-end buffer. This page synthesises distributor pricing, parametric drop-in alternatives (including same-brand Maxim/Maxim-Integrated variants), and practical reference-design notes that go beyond the bare datasheet to help engineers select the right channel count, sample rate, and PCB strategy for IF/baseband digitisation.

Cotización Contacto
MAX1270ACNG - 12-Bit 8-Ch 110kSPS SPI ADC | Maxim Integrated
MAX1270ACNG

MAX1270ACNG - 12-Bit 8-Ch 110kSPS SPI ADC | Maxim Integrated

The Maxim Integrated (Analog Devices) MAX1270ACNG is a 12-bit, 8-channel, serial successive-approximation analog-to-digital converter (ADC) housed in a 24-pin PDIP (N) through-hole package. It operates from a single +5 V supply, delivers 110 kSPS throughput, and accepts analog inputs up to ±17 V through fault-protected inputs. The device integrates an 8-channel analog mux, a track/hold amplifier with 5 MHz bandwidth, and a SPI/QSPI/MICROWIRE-compatible 3-wire serial interface. What is a multirange SAR ADC? A successive-approximation register (SAR) ADC converts analog inputs to digital codes one bit per clock cycle using an internal comparator and a binary-weighted capacitor network. The "multirange" designation means the MAX1270's input range is software-configurable per channel between 0 to VREF, 0 to VREF/2, ±VREF, and ±VREF/2, allowing the same part to digitize single-ended unipolar, single-ended bipolar, and differential signals without external signal conditioning. SAR ADCs sit at the lowest latency tier of precision ADCs and are ubiquitous in industrial data-acquisition systems (DAS), instrumentation, and process control. Key features include ±17 V fault-protected analog inputs (analog signals can exceed the supply without damaging the part), four software-selectable input ranges, internal 4.096 V reference (VREF) with optional external reference override, software-selectable unipolar/bipolar conversion modes, and an internal/external serial-clock option. The 1/2LSB linearity specification provides accurate 12-bit conversion without missing codes, while the single +5 V supply simplifies analog and digital power-rail design. The MAX1270 architecture combines an on-chip input protection network, an 8-to-1 analog multiplexer, a 5 MHz track/hold, and a charge-redistribution SAR core with a serial output register. Internal scaling for the bipolar ranges is performed with a matched resistor network referenced to the internal 4.096 V reference, eliminating external precision resistors. The serial interface operates from SCLK up to the throughput limit and provides three-wire compatibility with common microcontroller and DSP serial peripherals. Typical applications include industrial process control and data acquisition, multi-loop programmable logic controllers (PLCs), battery-powered instrumentation, signal conditioning for sensors and transducers, multichannel data loggers, and embedded industrial control. The wide ±17 V fault-tolerant input range makes it especially useful when signals come from external transducers that may be mis-wired or transient-overloaded. When designing with the MAX1270, observe the supply decoupling recommendations in the Typical Operating Circuit: a 0.1 µF ceramic bypass capacitor close to VDD, a bulk tantalum or ceramic on AVDD, and a low-impedance ground return. Ensure SCLK noise does not couple into the analog input path through ground inductance. Bipolar input signals must observe the 17 V fault tolerance limit, not the absolute maximum, to avoid damage to the input protection network over time. This page synthesizes distributor pricing, drop-in same-package alternatives, and practical design notes not found in the manufacturer datasheet alone, helping procurement and design engineers evaluate the MAX1270ACNG against its MAX1270 family variants and modern 24-pin PDIP pin-compatible replacements.

Cotización Contacto
MAX1270AENG - 12-Bit 8-Ch 110ksps SPI/QSPI ADC, +5V, DIP-24 | Maxim
MAX1270AENG

MAX1270AENG - 12-Bit 8-Ch 110ksps SPI/QSPI ADC, +5V, DIP-24 | Maxim

The Maxim Integrated (Analog Devices) MAX1270AENG is a multirange, +5V, 8-channel, serial 12-bit successive-approximation ADC (SAR) with up to 110 ksps throughput and a fault-protected analog input multiplexer, offered in a 24-pin PDIP (DIP-24, 0.300 inch) through-hole package. What is a SAR ADC? A successive-approximation register analog-to-digital converter is a precision data-conversion architecture that performs one bit per clock cycle using an internal DAC and comparator to converge on the analog input voltage. SAR ADCs sit in the hierarchy Data Acquisition System (DAS) > ADC > data converter > mixed-signal IC, and are favored where low-latency, deterministic conversions and small footprint matter more than ultra-high sampling rates. The MAX1270 also integrates an 8-channel input MUX, track/hold, reference, and serial host interface into a single IC, eliminating external signal-conditioning glue for low-channel-count systems. Key features include 12-bit resolution with 0.5 LSB linearity, software-selectable unipolar input ranges of 0 to VREF, 0 to VREF/2, bipolar ±VREF/2 and ±VREF (with VREF = 4.096 V internal or external), an internal 4.096 V reference (MAX1270A variant), ±17 V fault-protected analog inputs that survive transients beyond the supply rails, and a 2.5 MHz bandwidth track/hold. Throughput of 110 ksps at a 5 MHz SPI clock is paired with a 3-wire SPI/QSPI/MICROWIRE-compatible serial interface and an internal or external serial clock source. Architecture-wise the device combines an 8-to-1 input multiplexer, a fully differential capacitive-DAC-based SAR core, on-chip reference, and SPI logic in a single CMOS die. Power dissipation is held low at typically 6 mA (operating) and 10 µA (shutdown), simplifying thermal management even at 110 ksps continuous conversion. Hardware averaging and an external acquisition input simplify synchronization to system interrupts or timer events. Typical applications include industrial process-control front-ends, multi-channel data loggers, battery-pack monitoring, programmable logic controller (PLC) analog input modules, and embedded sensor conditioning for instrumentation. Designers choose the MAX1270AENG for fault-tolerant analog inputs where field wiring may carry transients. A practical design trade-off is selecting the correct input range for signal headroom versus resolution: ±VREF/2 maximizes dynamic range for bipolar sensors, while 0 to VREF/2 doubles LSB resolution for low-level unipolar signals such as thermocouples or strain gauges. This page synthesizes authorized distributor stock, drop-in DIP-24 alternatives, and application design guidance for the MAX1270AENG - compiling practical knowledge across datasheet, lifecycle and footprint domains that a single distributor page typically does not cover.

Cotización Contacto
MAX1270BENG - 12-Bit, 8-Ch, +5V Multirange Serial ADC | Maxim
MAX1270BENG

MAX1270BENG - 12-Bit, 8-Ch, +5V Multirange Serial ADC | Maxim

The Analog Devices (formerly Maxim Integrated Products) MAX1270BENG is a multirange, +5V, 8-channel, serial 12-bit successive-approximation analog-to-digital converter (ADC) housed in a 24-pin PDIP (N) package. It integrates an 8-channel analog multiplexer with ±17V fault-protected inputs, a 5MHz bandwidth track/hold, software-selectable internal/external clock, 110 ksps throughput, and an internal 4.096V reference (with external reference support). The SPI/QSPI/MICROWIRE-compatible serial interface connects directly to host microcontrollers without external glue logic, simplifying layout in data-acquisition front ends. A successive-approximation register (SAR) ADC is a type of data converter that performs a binary search against the analog input using an internal DAC and comparator, producing one code per N conversion cycles. SAR ADCs offer deterministic throughput, low latency (no pipeline delay), and excellent DC accuracy. Within the broader converter hierarchy, the MAX1270BENG sits as a 12-bit precision SAR ADC \u2192 general-purpose data-acquisition ADC \u2192 mixed-signal IC \u2192 semiconductor. It is engineered for embedded systems requiring simultaneous multi-channel, high-impedance signal digitization. Key features include bipolar input ranges (0\u201310V, 0\u20135V, \u00b15V, \u00b110V) software-configurable per channel, ±17V over-voltage protection without external clamping, internal 4.096V reference with external-reference option, single +5V supply operation, low +5V supply current of typically 1mA in operating mode, and a hardware-/software-shutdown mode that drops current below 10\u03bcA. The internal MUX-and-track/hold front end supports true-differential signal acquisition across the eight channels while keeping channel-to-channel crosstalk low. The MAX1270BENG operates from a single +5V supply and accepts analog inputs that span above the power-supply rail, enabling direct connection to industrial sensors and process signals. The bipolar +5V/-5V bipolar analog inputs allow interfacing with legacy \u00b110V industrial transducers, PLC analog modules, and instrumentation amplifiers. An on-chip 4.096V reference (50 ppm/\u00b0C typical drift) eliminates the need for an external reference in cost-sensitive designs while still allowing an external reference for high-accuracy systems. The internal/external clock mode lets designers trade conversion determinism for software simplicity. Industry-compliant design alternatives span RoHS-compliant and lead-free variants of the same die, ensuring long-term supply continuity. Typical applications include industrial process control and PLC analog input modules, multichannel data-acquisition systems, data loggers, embedded sensor front ends, instrumentation and test equipment, and medical/patient-monitoring equipment. The ±17V fault protection is particularly valuable in harsh industrial environments where transients and miswiring are common, since it lets designers omit external protection diodes and TVS clamps on every analog input line. When designing with the MAX1270BENG, place the +5V supply decoupling capacitors (0.1\u03bcF ceramic in parallel with 10\u03bcF tantalum/ceramic) within 5 mm of the AVDD and AGND pins. Keep analog and digital ground returns separated and join them in one star-point near the ADC. For best noise performance, the analog inputs should be driven by low-impedance buffers (op-amp output impedance < 100\u03a9 at the signal bandwidth) since the internal MUX and track/hold present a switched-capacitor load that draws transient current at each conversion. Allow at least 1\u03bcs settling time after MUX channel changes before initiating a conversion to avoid channel-to-channel crosstalk. This page synthesizes distributor pricing, parametric drop-in alternatives (MAX1270AENG, MAX1270BCNG, MAX1270BCAI), and practical design notes that are not found in the manufacturer datasheet alone \u2014 useful for engineers evaluating the MAX1270BENG for new designs and for those maintaining existing MAX1270-based hardware.

Cotización Contacto
MAX1271AEAI - 12-Bit 8-Ch 110ksps Multirange Serial ADC | Maxim
MAX1271AEAI

MAX1271AEAI - 12-Bit 8-Ch 110ksps Multirange Serial ADC | Maxim

The Maxim Integrated MAX1271AEAI is a multirange, +5V, 8-channel, serial-interface 12-bit ADC (analog-to-digital converter / data acquisition system) housed in a 28-pin SSOP package. It delivers up to 110 ksps sample rate through a successive-approximation (SAR) architecture, accepts analog inputs that can span above the power supply rail thanks to its +/-17V fault-protected inputs, and provides software-configurable input ranges of 0 to +5V, 0 to +10V, +/-5V and +/-10V for true bipolar or unipolar operation from a single +5V supply. What is a multirange ADC? A multirange successive-approximation analog-to-digital converter (SAR ADC) is a data-acquisition IC that combines an input analog multiplexer, programmable-gain input scaler, sample-and-hold, and a serial interface to convert multiple analog signals into digital codes with selectable full-scale input ranges. Multirange ADCs belong to the broader hierarchy of data converters -> ADCs -> successive-approximation ADCs -> integrated data-acquisition systems. By supporting both bipolar and unipolar full-scale ranges and operating from a single +5V supply, the MAX1271AEAI eliminates the need for external negative rails or input signal-conditioning amps in industrial process-control designs. Key features include eight single-ended or four pseudo-differential analog input channels, software-programmable input ranges and channel selection through the SPI/QSPI/MICROWIRE-compatible serial interface, an internal +4.096V reference (with REFADJ for external reference use), and a hardware-/software-controlled power-down mode that drops supply current to under 10 uA between conversions. The +5V-only single-supply operation and +/-17V input fault protection let the device survive miswired sensor lines in industrial environments without external protection components. Architecturally, the MAX1271AEAI uses a charge-redistribution SAR core with an input track-and-hold and a laser-trimmed resistor-string DAC. The serial interface is fully SPI-/QSPI-/MICROWIRE-compatible with the standard four-wire SCLK, DIN, DOUT and CS arrangement, simplifying connection to common microcontrollers and DSPs. The combination of input protection, on-chip reference, and flexible range switching makes the device a compact analog front-end for PLC analog input modules and similar multi-channel signal-acquisition boards. Typical applications include industrial process-control analog input modules, PLC analog front ends, multichannel data-acquisition boards, battery-cell voltage monitors, and sensor-signal digitization in factory automation. The 110 ksps throughput is sufficient to scan all eight channels at sample rates well above typical industrial control loops, while the +/-10V bipolar range directly accepts 4-20 mA-loop-derived process signals after sense-resistor conversion. When designing with the MAX1271AEAI, place the 0.1 uF VDD bypass capacitor as close as possible to the supply pin and add a 10 uF bulk capacitor on AVCC to limit ADC reference-amplifier settling distortion during simultaneous source-impedance scans. Keep analog and digital grounds separated and joined only at the AGND pin, and route SCLK with controlled impedance to limit digital-edge coupling into sensitive analog traces. The on-chip +4.096V reference is convenient but cannot drive low-impedance loads - buffer it externally if more than one part references it. This page synthesizes distributor pricing, parametric drop-in alternatives and practical PCB-layout notes not found in the manufacturer datasheet - giving design engineers a single reference for part selection, replacement sourcing, and first-pass circuit implementation.

Cotización Contacto
MAX1271AENG - 12-Bit 8-Ch 110ksps Multirange ADC | Maxim
MAX1271AENG

MAX1271AENG - 12-Bit 8-Ch 110ksps Multirange ADC | Maxim

The Maxim Integrated MAX1271AENG is a multirange, +5V, 8-channel, 12-bit analog-to-digital converter (ADC) with serial interface, housed in a 24-pin PDIP (DIP-24, 0.300 inch) through-hole package. It operates from a single +5V supply, supports a sampling rate of up to 110 ksps, and offers four software-selectable input ranges (0 to VREF, 0 to VREF/2, 0 to 2xVREF, 0 to 4xVREF) that allow direct digitization of signals above and below the supply rail without external signal conditioning. The MAX1271AENG uses a successive-approximation register (SAR) architecture with an internal 4.096V reference and provides 0.5 LSB integral nonlinearity (INL). An ADC (analog-to-digital converter) is a mixed-signal integrated circuit that samples a continuous analog input voltage and converts it into a discrete digital code for use by a microcontroller or DSP. The MAX1271AENG belongs to the SAR ADC product family, which is favored in multiplexed multi-channel data acquisition because SAR converters offer deterministic latency, easy channel-to-channel synchronization, and require no settling-time programming between conversions. Within the broader taxonomy, a SAR ADC sits under precision ADC, which sits under data converter (ADC/DAC), which is a subcategory of mixed-signal ICs and ultimately of integrated circuits. Key features of the MAX1271AENG include a three-wire SPI/QSPI/MICROWIRE-compatible serial interface, hardware- or software-controlled shutdown that drops supply current below 10 uA between conversions, an internal 4.096V reference (or optional external reference up to +4.096V for ratio-metric conversions), and four bipolar analog input ranges. The 24-pin PDIP package simplifies prototyping on through-hole breadboards and is well suited to industrial process-control, instrumentation, and front-end signal conditioning. The internal architecture combines an 8-channel analog multiplexer, a track-and-hold amplifier with a 200 ns acquisition time, the SAR core, and the digital serial interface. The reference buffer can drive the external reference pin as a low-impedance source, improving settling when switching between multiplexed channels with widely differing amplitudes. Typical applications include multi-channel sensor data acquisition systems (RTDs, thermocouples, and 4-20 mA loop transmitters), industrial process controls, weigh scales, panel meters, and general-purpose 12-bit instrumentation. The wide input ranges make the part particularly attractive in systems where bipolar signals or signals up to +/-15V must be digitized without active front-end signal conditioning. When designing with the MAX1271AENG, provide a 0.1 uF ceramic bypass capacitor within 5 mm of VDD and a low-ESR bulk capacitor on the analog supply to preserve the converter's 12-bit noise performance across the 0-110 ksps throughput range. This page synthesizes distributor pricing, drop-in alternative parts, and practical design notes for the MAX1271AENG that are not found in the manufacturer datasheet alone.

Cotización Contacto
MAX1274AETC+ - 1.8Msps 12-Bit SAR ADC | Analog Devices
MAX1274AETC+

MAX1274AETC+ - 1.8Msps 12-Bit SAR ADC | Analog Devices

The Analog Devices MAX1274AETC+ is a low-power, high-speed, serial-output 12-bit successive-approximation analog-to-digital converter (SAR ADC) operating up to 1.8Msps, housed in a 12-pin TQFN (4 x 4 mm) package with 0.80 mm height. A SAR ADC is a type of analog-to-digital converter that uses a binary-search successive-approximation algorithm combined with an internal sample-and-hold capacitor to convert an analog input voltage into a 12-bit digital word on each conversion clock. SAR ADCs sit within the broader data-converter hierarchy (SAR -> ADC -> data converter -> signal chain IC -> semiconductor) and are favored for applications that require low latency, deterministic throughput, and accurate DC measurements because every conversion result is available one clock cycle after the input is sampled. The MAX1274AETC+ extends that architecture with true-differential inputs, simplifying common-mode noise rejection in noisy industrial or process-control environments. Key features include 1.8Msps sampling rate, true-differential analog inputs, single-supply operation, an external reference interface, and a serial SPI-compatible data interface. The device is specified across a 0C to +70C commercial temperature range and is offered in the compact TQFN-12 (4 x 4 mm) surface-mount package with an exposed thermal pad. Compared to the pin-compatible MAX1275, the MAX1274 offers the same 12-bit 1.8Msps throughput in the same TQFN-12 footprint. Internally, the MAX1274AETC+ uses a charge-redistribution DAC array clocked by an external conversion clock, providing excellent linearity (DNL/INL typically within 1 LSB) and low aperture uncertainty. The true-differential input stage accepts bipolar or single-ended signals (software-configurable) and supports input common-mode voltages up to the supply rails, simplifying front-end signal conditioning in measurement instruments and industrial control loops. Typical applications include data-acquisition systems, process-control front ends, motor-control position feedback, optical-module monitoring (SFP/QSFP), portable instrumentation, and multi-channel I/O modules where 12-bit resolution and >1Msps throughput are required at low power. Design with a 0.1uF ceramic bypass capacitor placed within 5 mm of the AVDD pin and a low-impedance analog ground plane; keep digital traces away from the analog input traces. Because the SAR conversion uses an internal comparator, clock jitter and reference decoupling directly influence AC performance at high sampling rates. This page synthesizes distributor pricing for MAX1274AETC+, drop-in same-package alternatives across the MAX1274/MAX1275 family, and practical design notes not found in the manufacturer datasheet.

Cotización Contacto
MAX1274BETC+ - 1.8Msps 12-Bit Differential SAR ADC | Maxim
MAX1274BETC+

MAX1274BETC+ - 1.8Msps 12-Bit Differential SAR ADC | Maxim

The Maxim Integrated MAX1274BETC+ (now under Analog Devices) is a 1.8Msps, single-supply, low-power, true-differential, 12-bit successive-approximation analog-to-digital converter (SAR ADC) housed in a 12-pin TQFN (4x4 mm) package with an exposed pad. It accepts a single true-differential analog input and delivers conversion results through an SPI-compatible serial interface, with a single ADC channel and an external voltage reference. A SAR ADC is a successive-approximation-register analog-to-digital converter: it uses a binary search across an internal capacitive DAC to digitize the input in N clock cycles, where N equals the resolution in bits. SAR ADCs occupy the middle ground between flash converters (very fast but power-hungry) and delta-sigma ADCs (very high resolution but slow). The MAX1274BETC+ fits the high-speed, moderate-resolution node of that taxonomy: SAR ADC -> data converter -> data acquisition IC -> mixed-signal semiconductor. Key features include a 1.8Msps maximum sampling rate, true-differential analog inputs for superior common-mode noise rejection, single +5V analog supply operation, an external reference input, and low power consumption suitable for portable and industrial applications. The TQFN-12 4x4 mm package exposes the thermal pad on the underside for low thermal resistance, and SPI/QSPI/MICROWIRE compatibility simplifies connection to most microcontrollers and DSPs. Architecturally, the device uses a BiCMOS process combining bipolar precision with CMOS logic, a track-and-hold front-end, a successive-approximation register with a binary-weighted capacitor array, and a serial output engine. The differential topology rejects common-mode noise from motors, switching regulators, and long cable harnesses - a meaningful advantage over single-ended ADCs in industrial environments. Typical applications include data acquisition front-ends, industrial process control, motor control current sensing, portable instrumentation, and medical monitoring where true-differential inputs simplify sensor bridge readout. The exposed thermal pad also makes the part suitable for higher-temperature industrial environments. When designing with this ADC, keep the analog input bandwidth below the Nyquist limit (Fs/2 = 900kHz) and place the external reference decoupling capacitor close to the REF pin. The exposed pad must be soldered to the board ground plane for thermal and electrical performance; failing to solder the pad increases thermal resistance and can degrade ADC accuracy. This page synthesizes distributor pricing, drop-in and package-compatible alternatives, and practical design notes that the bare datasheet does not present side-by-side.

Cotización Contacto
MAX1274BETC+T - 12-Bit 1.8Msps Diff ADC | Analog Devices
MAX1274BETC+T

MAX1274BETC+T - 12-Bit 1.8Msps Diff ADC | Analog Devices

The Analog Devices (formerly Maxim Integrated) MAX1274BETC+T is a 1.8Msps, single-supply, low-power, true-differential, 12-bit SAR ADC in a 12-pin TQFN (4x4) package. It accepts input voltages up to 5.25V on a single 5V supply and features a high-speed serial interface, true-differential analog inputs, and an integrated 4.096V internal reference option. The TQFN-12 package measures 4mm x 4mm with 0.8mm height and is qualified to industrial temperature range -40C to +85C. An SAR (Successive Approximation Register) ADC is a type of analog-to-digital converter that performs conversion by binary-searching the input voltage against an internal DAC using a comparator, one bit per step, completing in N clock cycles per conversion. SAR ADCs are valued for low latency, deterministic conversion time, and excellent DC accuracy - making them the standard choice for multiplexed data-acquisition systems, industrial process control loops, and precision sensor readouts. The MAX1274 belongs to the data converter IC family, which sits within the broader signal-chain and mixed-signal semiconductor hierarchy. Key specifications include 1.8Msps maximum sampling rate, true-differential input architecture for improved common-mode noise rejection, 12-bit resolution (DNL of each measurement input), SPI/QSPI/MICROWIRE-compatible serial output, and low power consumption of typically 15mW at full speed. The device operates from a single +5V analog supply with a separate +3V to +5V digital I/O supply for easy microcontroller interfacing. The MAX1274/MAX1275 family shares a common BiCMOS process technology, achieving low power dissipation without sacrificing speed. Internal options include software-configurable input ranges (unipolar) and an internal or external reference, simplifying board layout. The MAX1274 (MAX1274B suffix) features a -B internal reference voltage configuration distinguishing it from the MAX1274A variant. Typical applications include portable instrumentation, multi-channel data-acquisition systems, process control loops, battery-powered medical devices, and industrial sensor readouts. True-differential inputs make it well-suited for bridge sensors and thermocouple front-ends. Single-supply operation simplifies power tree design in compact embedded systems. When designing, place the input RC filter components within 5mm of the analog input pins and keep digital traces away from analog traces. The internal reference output requires an external bypass capacitor of 0.1uF plus 10uF for noise filtering - omitting this capacitor degrades SNR performance. This page synthesizes distributor pricing, drop-in alternatives from web cross-reference data, and practical design guidance beyond the manufacturer datasheet to support rapid design-in and sourcing decisions.

Cotización Contacto