5M1270ZT144C5N vs 5M570ZE64I5N Comparación
Comparación detallada lado a lado de 5M1270ZT144C5N por Altera y 5M570ZE64I5N por Intel. Compare las especificaciones clave, los parámetros eléctricos, el encapsulado, el estado del ciclo de vida, los precios y la disponibilidad para determinar el mejor componente para los requisitos de su diseño.
Altera
5M1270ZT144C5N - MAX V CPLD 980 Macrocells 114 I/O TQFP-144 | Intel / Altera
5M1270ZT144C5N ✓ Activo
Comparación de especificaciones
| Parámetro | 5M1270ZT144C5N | 5M570ZE64I5N |
|---|---|---|
| Marca | Altera | Intel |
| Categoría | FPGA & CPLD | FPGA & CPLD |
| Estado del ciclo de vida | Activo | Activo |
| Estado del stock | In Stock | In Stock |
| Precio unitario (USD) | $12,45 | $7,20 |
| Device Type | CPLD (Complex Programmable Logic Device) | — |
| Series | MAX V | MAX V |
| Logic Elements | 1270 | — |
| Macrocells | 980 | — |
| User I/Os | 114 | — |
| Maximum Internal Frequency | 118.3 MHz | — |
| Pin-to-Pin Propagation Delay (tPD) | 6.2 ns | — |
| Internal Frequency (typical) | 201 MHz | — |
| User Flash Memory (UFM) | 8 Kbits | — |
| Configuration Memory | Flash (non-volatile, in-system programmable) | Non-volatile Flash |
| VCCINT (Core Supply) | 1.71 V to 1.89 V | — |
| VCCIO (I/O Supply, per bank) | 1.2 V to 3.3 V | — |
| Number of I/O Banks | 4 | — |
| Supported I/O Standards | LVCMOS, LVTTL, PCI up to 3.3 V, 1.2 V to 3.3 V LVCMOS on JTAG pins | — |
| JTAG Interface | IEEE 1149.1 (TMS, TDI, TDO, TCK in Bank 1) | — |
| Programming Interface | JTAG in-system programmable (Altera Quartus II) | JTAG (IEEE 1149.1) |
| Program/Erase Cycles | Up to 100,000 | — |
| Encapsulado | TQFP-144 (22 x 22 mm, 0.5 mm pitch) | — |
| Tipo de montaje | Surface Mount | Surface Mount |
| Temperatura de funcionamiento | 0 C to +85 C (commercial grade) | — |
| Estado RoHS | Compliant | Compliant |
| Programmable Type | — | In System Programmable |
| Number of Logic Elements / Blocks | — | 570 |
| Number of Macrocells | — | 440 |
| Number of User I/O | — | 54 |
| Propagation Delay tpd(1) Max | — | 9 ns |
| Internal Supply Voltage VCCINT | — | 1.71 V to 1.89 V (1.8 V typical) |
| Rango de temperatura de funcionamiento | — | -40 C to +100 C (TJ) |
| Encapsulado / Carcasa | — | 64-TQFP Exposed Pad (EQFP-64) |
| Supplier Device Package | — | 64-EQFP (7x7 mm) |
| Programmable I/O Voltage Standards | — | 1.5 V / 1.8 V / 2.5 V / 3.3 V (MultiVolt I/O) |
| Lead-Free | — | Yes |