EP1K100QC208-3N vs EP1K100QC208-1GZ Comparación

Comparación detallada lado a lado de EP1K100QC208-3N por Altera y EP1K100QC208-1GZ por Intel. Compare las especificaciones clave, los parámetros eléctricos, el encapsulado, el estado del ciclo de vida, los precios y la disponibilidad para determinar el mejor componente para los requisitos de su diseño.

Altera
EP1K100QC208-3N EP1K100QC208-3N - ACEX-1K FPGA 100K Gates | Altera

EP1K100QC208-3N - ACEX-1K FPGA 100K Gates | Altera

EP1K100QC208-3N Obsolete

Comparación de especificaciones

Parámetro EP1K100QC208-3N EP1K100QC208-1GZ
Marca Altera Intel
Categoría FPGA & CPLD FPGA & CPLD
Estado del ciclo de vida Obsolete Obsolete
Estado del stock In Stock In Stock
Precio unitario (USD) $19,50 $64,50
Product Series ACEX-1K —
Device Type Field Programmable Gate Array (FPGA) —
Number of Logic Elements 4992 —
Number of LABs 624 —
Embedded RAM Bits 49152 —
Total Typical Gates 100K —
Number of User I/Os 147 —
Core Supply Voltage 2.5 V —
I/O Supply Voltage Range [DATA_NEEDED: I/O supply voltage range] —
Maximum Internal Clock Frequency 200 MHz —
Package Type 208-BFQFP —
Número de pines 208 —
Tipo de montaje Surface Mount Surface Mount
Terminal Form Gull Wing —
JTAG Boundary Scan IEEE Std. 1149.1-1990 compliant built-in BST —
Lead-Free Version Yes (N suffix) —
Rango de temperatura de funcionamiento Commercial grade ([DATA_NEEDED: exact operating temperature range]) —
Supported Configuration Devices EPC2/EPC16 family ([DATA_NEEDED: exact ACEX-1K supported list]) —
Moisture Sensitivity Level [DATA_NEEDED: MSL level] —
Estado RoHS [DATA_NEEDED: RoHS certificate status] —
Series — ACEX-1K
Family — ACEX 1K Device Family (2.5 V)
Logic Elements / Cells — 4,992
Typical Gate Count — 100,000 gates
Total RAM Bits — 49,152 bits
User I/O Pins — 147
Supply Voltage - Core — 2.375 V to 2.625 V
Supplier Device Package — 208-PQFP (28x28 mm)
Encapsulado / Carcasa — 208-BFQFP
Number of I/O Banks — [DATA_NEEDED: number of I/O banks]
Maximum Operating Frequency — 250 MHz
Temperatura de funcionamiento — [DATA_NEEDED: operating temperature range]
Configuration — SRAM-based, in-system programmable
JTAG Support — IEEE 1149.1 boundary scan
Lead-Free / RoHS — Yes (GZ suffix indicates lead-free RoHS-compliant package)
Toolchain Support — MAX+PLUS II, Quartus
SameFrame Migration — Pin-compatible with selected 256-pin FineLine BGA devices

Hojas de datos y recursos

Examinar todos los productos Crear BOM Solicitar cotización