آیسیهای رابط
زیردستهها
محصولات (320+)
UJA1023T/2R04,512 - LIN 2.0 I/O Slave, 16-SO | NXP
The NXP UJA1023T/2R04,512 is a stand-alone Local Interconnect Network (LIN) I/O slave that integrates a LIN 2.0/SAE J2602-compliant transceiver, a 30 kΩ slave termination resistor, an 8-bit SPI-configurable I/O expander, and high-side/low-side drivers in a 16-pin SOIC (SOT162-1) package. It targets electronic control units (ECUs) in body, comfort, and powertrain automotive sub-networks where a microcontroller needs to read switches and drive relays, lamps, or LED arrays without dedicating GPIO pins or a separate LIN transceiver. A LIN I/O slave (or LIN follower) is a node on a single-wire LIN bus that does not arbitrate the master role but answers polling frames from a LIN master ECU. The UJA1023 transparently sits between the LIN bus and the host MCU, decoding incoming LIN 2.0 frames and converting them into SPI read/writes; outgoing SPI commands drive the integrated high-side outputs and low-side outputs. Compared to discrete solutions (a standalone LIN transceiver plus a separate I/O expander plus discrete FET drivers), the UJA1023 reduces PCB area, BOM count, quiescent current, and software complexity for automotive ECUs that are LIN-attached slaves. Key features include LIN 2.0 and SAE J2602 compliance with LIN 1.3 backward compatibility, integrated 30 kΩ LIN termination, an SPI host interface with selectable SPI mode 0 or 3 up to 2 Mbit/s, configurable high-side and low-side output channels for relay and LED drive, cyclic and event-driven interrupt signalling, and a wide 6.5 V to 27 V battery supply range with 40 V load-dump survival. The 16-pin SOIC package is footprint-compatible with industry-standard 16-SOIC discrete LIN implementations and supports -40 °C to +125 °C automotive temperature grade. The UJA1023T/2R04,512 is widely used in automotive body and comfort ECUs such as seat-control modules, mirror adjusters, HVAC flap drivers, headlamp levellers, window-lift switch panels, and ambient lighting nodes. It is also used in roof modules, door modules, steering-column switch clusters, and LED daytime running light controllers where LIN-attached sub-modules offload switch scanning and actuator drive from the main MCU. When designing with the UJA1023T/2R04,512, ensure the local ECU power-rail decoupling follows NXP's reference design with a 100 nF ceramic plus a reverse-biased blocking diode on VBAT. Tie unused high-side and low-side output pins to GND through a 10 kΩ resistor or leave open per datasheet guidance, and verify SPI mode and clock polarity against the host MCU's configuration during bring-up.
UPD720211 - 2-Port USB 3.0 Hub Controller 5Gbps | Renesas
The Renesas Electronics UPD720211 is a two-port USB 3.0 hub controller IC that complies with the Universal Serial Bus 3.0 Specification and operates at up to 5 Gbps SuperSpeed (SS) data rates, housed in a 56-pin quad flat no-lead (QFN) package rated from 0C to +70C. A USB 3.0 hub controller is an interface IC that aggregates and fans out USB connectivity, sitting within the broader hierarchy of USB interface ICs -> USB hub controllers -> USB peripherals -> communication and connectivity semiconductors. It manages enumeration, power distribution, and protocol translation between an upstream USB port and multiple downstream ports, enabling a single host controller to serve several devices simultaneously. Key features include full backward compatibility with all previous USB speeds - Low-Speed (LS, 1.5 Mbps), Full-Speed (FS, 12 Mbps), High-Speed (HS, 480 Mbps), and SuperSpeed (SS, 5 Gbps) - on each downstream port. The UPD720211 integrates an on-chip voltage step-down regulator equivalent to that of existing hub controllers, reducing external BOM count, and incorporates peripheral components required for rapid charging of tablets and smartphones. The QFN package is among the industry-leading small footprints for USB 3.0 hub controller chips, supporting compact motherboard layouts. Technically, the device leverages Renesas' market-proven USB 3.0 interface design expertise combined with a market-proven USB 2.0 hub core, and is compatible with Renesas' industry-standard host controllers. This heritage delivers mature firmware behavior and interoperability across a broad ecosystem of host platforms. Typical applications include desktop and laptop motherboards, docking stations, external multi-port USB hubs, industrial PCs, and set-top boxes requiring additional SuperSpeed ports with legacy-device support. A key design consideration is thermal and power budgeting: because the integrated step-down regulator supplies the hub core, PCB copper area under the QFN exposed pad should be maximized for heat dissipation, and the 0C to +70C operating range must be respected in enclosure designs. This page synthesizes distributor availability data, drop-in alternative analysis, and practical design notes not found in the manufacturer datasheet, adding unique value for sourcing and design engineers.
USB2514BI-AEZG-TR - 4-Port USB 2.0 Hub Controller | Microchip
The Microchip Technology USB2514BI-AEZG-TR is a 4-port USB 2.0 Hi-Speed hub controller with 480 Mbps throughput, a 3.3 V supply, and an integrated Multi Transaction Translator (MTT), housed in a 36-pin QFN (6x6 mm) package with exposed pad. It belongs to the Microchip USB251xB/xBi family of low-power, configurable hub controller ICs for embedded USB solutions. A USB hub controller is an interface IC that fans out a single upstream USB port into multiple downstream ports, handling enumeration, transaction translation between USB 2.0 Hi-Speed (480 Mbps) and Full-/Low-Speed (12/1.5 Mbps) devices, and power management for each port. Within the system hierarchy, it sits in the USB protocol layer between a host controller and the downstream peripherals, making it a critical building block in embedded USB solutions, docking stations, and instrumentation front ends. Key features include MultiTRAK technology, which assigns an independent transaction translator to every downstream port so mixed-speed devices do not block each other; I2C/SMBus and strapping-pin configuration options; industrial temperature support from -40C to +85C on the BI variant; and integrated battery-charging support on family members. Flexible OEM configuration via an external EEPROM or SMBus allows custom VID/PID, string descriptors, and port mapping without firmware development. Architecturally, the device leverages Microchip MultiTRAK technology for industry-leading data throughput in mixed-speed USB environments, and per Microchip documentation the family members are pin-compatible direct drop-in replacements for one another, using the same PCB components. The 36-QFN exposed-pad package supports good thermal and ground integrity for the 480 Mbps PHY. Typical applications include industrial USB ports on factory equipment and PLCs, medical instrument and test-equipment front panels, PC peripherals and docking hardware, and embedded host expansion in automotive-adjacent industrial systems that need robust USB connectivity. Design consideration: use the industrial-grade BI variant only if the full -40C to +85C range is required; the commercial B variant may reduce cost where 0C to 70C suffices, and both are pin-compatible drop-ins. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found in the manufacturer datasheet.
VSC7227YKV - 12-Channel 14.5 Gbps Retimer | Microchip Technology
The Microchip Technology VSC7227YKV is a 12-channel multirate 14.5 Gbps adaptive channel extender and retimer packaged in a 144-FCBGA (13 x 13 mm). It combines clock and data recovery with adaptive receive equalization in a single high-speed interface IC, making it suitable for extending or retiming impaired channels across demanding backplane, optical-module, and telecommunications equipment. A retimer is a high-speed interface IC that receives a serial signal, recovers the transmitted clock and data, applies configurable signal conditioning, and retransmits a cleaner signal at the specified line rate. In the device hierarchy, the VSC7227YKV is a specialized telecom interface IC, functionally related to clock and data recovery ICs, equalizers, channel extenders, and SerDes retimers. Unlike a passive redriver, a retimer can regenerate the data and clock rather than merely amplifying the waveform. The verified product information identifies the device as a multirate 14.5 Gbps, 12-channel interface. The accompanying -01 ordering variant is specifically described as supporting clock and data recovery and adaptive receive equalization. These functions address signal degradation caused by connector and PCB losses, making the device relevant to links whose channel margin is insufficient for reliable endpoint-only equalization. The VSC7227YKV operates in the high-speed telecommunications signal-integrity domain, where bit errors, jitter, insertion loss, and impedance discontinuities determine whether a link can close at the intended rate. Its 144-FCBGA package provides 144 electrical contacts for a dense, multichannel implementation, although the verified source data does not publish the complete pin assignments, power rails, or individual lane configuration details. Typical applications include telecommunications backplanes, optical module host interfaces, high-speed line cards, server-rack interconnect fabrics, and other multirate links that require receive-side clock recovery and adaptive equalization. Because it handles 12 channels in one package, it can simplify board partitioning compared with discrete single-channel retimer designs, provided the board stack-up and channel budget support the required signal integrity. Design evaluation must begin with the Microchip datasheet and application guidance for supported data rates, reference-clock requirements, power sequencing, and per-lane equalization. The verified search results do not expose lane-by-lane pinout, maximum supply voltage, operating temperature, or thermal-resistance data, so those values should not be inferred. Validate channel loss, jitter budget, BER targets, connector and via geometry, and thermal behavior before releasing a production board. This page separates verified product facts from unverified engineering parameters and combines the available pricing, channel-extender identification, and -01 family comparison with practical selection guidance. It also documents why a true drop-in replacement requires exact package and pin compatibility rather than merely a similar 14.5 Gbps retimer.
W6300-Q - 10/100 IPv4/IPv6 Hardwired TCP/IP Ethernet | WIZnet
The WIZnet W6300-Q is a 10/100 Mbps hardwired TCP/IP offload Ethernet controller (TOE) with a Dual IPv4/IPv6 hardware protocol stack, Quad SPI and parallel system bus host interface, available in lead-free 48-pin EPAD-LQFP and 48-pin QFN packages. An Ethernet controller chip is an integrated circuit that handles the physical (PHY) and data-link layers of Ethernet communication, offloading the host microcontroller from handling network protocols in software. The W6300 belongs to the broader hierarchy of Ethernet MAC/PHY controllers -> network interface ICs -> interface ICs -> semiconductors. WIZnet's hardwired (TOE) approach implements the TCP/IP stack in dedicated silicon logic rather than firmware, so the host MCU needs only simple register read/write operations over SPI or a parallel bus to send and receive network packets. Key features include the Dual IPv4/IPv6 hardware stack, which future-proofs designs for modern IPv6 networks without software TCP/IP libraries, and the high-speed Quad SPI host interface operating in Single, Dual, and Quad modes. Multiple hardware sockets are supported, letting several communication channels run concurrently in hardware. Low-power design features include Wake On LAN (WOL) and an Ethernet PHY Power Down Mode, allowing the chip to consume minimal power while remaining capable of waking the system on network activity. These make the W6300 suitable for battery-conscious and always-on connected products. Typical applications include industrial automation and factory networking equipment, IoT gateways that aggregate sensor traffic, and embedded networking nodes such as PLCs, remote I/O modules, and networked control systems that require deterministic, MCU-light Ethernet connectivity with IPv6 readiness. Design consideration: verify the host interface choice early. Quad SPI offers the highest throughput with fewest pins, while the parallel system bus suits MCUs with external memory interfaces. Pin muxing between the two interface modes must be confirmed against the manufacturer datasheet before layout. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found in the manufacturer datasheet, with data verified as of 2026-10-19.
WAU8812YG - Mono Audio Codec + Speaker Driver | Nuvoton
The Nuvoton WAU8812YG is a mono audio codec with integrated speaker driver, housed in a 32-pin QFN-EP (5x5 mm) package. It features one ADC and one DAC channel with typical signal-to-noise ratios of 91 dB (ADC) and 93 dB (DAC), and communicates over a serial audio data interface. An audio codec (coder-decoder) is an integrated circuit that converts analog audio signals to digital form via an ADC and converts digital audio back to analog via a DAC, while providing auxiliary functions such as microphone biasing, volume control, mixing, and in this case a built-in class speaker driver. Codecs sit between analog transducers (microphones, speakers) and digital processors such as MCUs or SoCs in the embedded audio signal chain, typically interfacing through an I2S-style serial port and a control bus for register configuration. The defining feature of the WAU8812YG is its integrated speaker driver: unlike a bare codec that requires an external amplifier stage, this device can drive a speaker directly, reducing BOM count, board area, and design effort in cost-sensitive voice applications. The 91/93 dB S/N ratio provides adequate fidelity for speech-band and compact audio playback. Architecturally, the part combines a sigma-delta-style conversion path with on-chip gain stages and mixing, configurable through serial control registers. The exposed-pad 32-QFN package improves thermal dissipation for the speaker driver stage and supports compact surface-mount layouts. Typical applications include doorbell and intercom voice units, IP phone and handset audio, smart-home voice terminals, alarm and announcement systems, and portable voice-recording devices where a single mono channel with direct speaker drive suffices. A key design consideration is thermal management: driving a speaker continuously at high output power increases die temperature, so PCB copper connected to the exposed pad should be sized according to the driver output level. Series ferrite beads on speaker lines reduce EMI radiated from switching drive currents. This page adds distributor-verified availability, alternatives context, application guidance, and design notes that go beyond the raw Nuvoton datasheet content.
WM8805GEDS/V 8:1 Digital Audio Transceiver | Cirrus Logic
Cirrus Logic WM8805GEDS/V is an 8:1 digital audio interface transceiver with a phase-locked loop, supporting eight received channels and one transmitted channel. Rated for operation up to 192 kSPS from a 2.7 V to 3.6 V supply, the device is packaged in a 28-pin SSOP measuring 5.30 mm wide. It is designed for consumer digital-audio systems requiring a compact interface between multichannel S/PDIF receivers and a digital audio transmitter. A digital audio interface transceiver is an interface IC that converts and routes digital audio signals between compatible serial interfaces while adding clock-recovery or synthesis functions. The WM8805GEDS/V belongs to the digital audio transceiver category, a subtype of audio interface IC and, more broadly, interface and signal-conditioning semiconductors. Its integrated PLL supports systems that need a stable digital timing reference for multichannel digital-audio reception or transmission. The principal verified features of the WM8805GEDS/V include eight receive channels, one transmit channel, a maximum sampling rate of 192 kSPS, and a 2.7 V to 3.6 V supply-voltage range. The single-transmitter, multichannel-receiver arrangement allows a product to accept several digital-audio sources while retaining an S/PDIF transmission path. Operating from 3.3 V makes the device suitable for low-voltage consumer audio equipment, provided the host circuitry observes the documented voltage and signal limits. The device is available in a 28-pin SSOP with a stated width of 5.30 mm. This surface-mount package is suitable for automated PCB assembly, although its lead pitch and thermal behavior require the dimensions and land pattern in the manufacturer datasheet. The verified operating-temperature range is -40 °C to +85 °C, supporting industrial-temperature consumer and embedded audio equipment when the surrounding system is designed for the same environmental range. Typical applications include multichannel S/PDIF receivers, digital audio recording equipment, home-theater and set-top-box audio paths, active speakers, and soundbar systems. The eight-channel receiver can simplify systems that need to monitor or route multiple digital-audio inputs, while the one-channel transmitter supports clocked output to another digital-audio device. Exact routing, channel allocation, and master-clock requirements must be established from the manufacturer datasheet. Designers should verify the digital-audio input amplitude, sampling-rate support, PLL configuration, and clock topology before laying out the PCB. The SSOP footprint should be checked against the official drawing rather than inferred solely from the 28-pin description. Decoupling and exposed interface behavior are not quantified in the supplied source data, so component selection and layout values require confirmation from the manufacturer documentation. This product record consolidates verified distributor specifications, pricing, package information, source links, and selection guidance. It also distinguishes verified functions from parameters that still require datasheet confirmation, helping engineers assess the WM8805GEDS/V without confusing similar digital-audio transceiver variants.
WM8904ECS/R - Ultra-Low-Power Stereo Codec | Cirrus Logic
Cirrus Logic WM8904ECS/R is an ultra-low-power stereo audio codec optimized for portable audio applications and supplied in a compact 36-WCSP package measuring 2.65 mm by 2.53 mm. The device integrates stereo ground-referenced headphone amplifiers, ground-referenced line outputs, and a dual-mode charge-pump architecture intended to improve playback efficiency and reduce power consumption. Its output topology eliminates the need for conventional AC-coupling capacitors and includes common-mode feedback paths designed to reject ground noise. An audio codec belongs to the broader signal-chain hierarchy of audio interface ICs, mixed-signal converters, and portable audio semiconductors. Its primary role is to translate between digital audio data and analog headphone or line-level signals while providing the analog amplification and output biasing required by portable playback equipment. The WM8904 combines those functions to reduce the number of separate external audio components and simplify portable-device layouts. The WM8904's distinguishing features include stereo ground-referenced headphone amplification, a dual-mode charge-pump implementation, ground-referenced line outputs, common-mode feedback, and an ultra-low-power design focus. Ground-referenced outputs can simplify headphone-driver integration because their output bias is centered near the analog ground reference rather than requiring large output coupling capacitors. The dual-mode charge pump supports the internal headphone-output biasing and power-management functions while targeting efficient operation during playback. Common-mode feedback paths in the headphone and line-output stages are intended to reduce sensitivity to ground noise, which is important in compact systems where headphone wiring, microphone circuitry, switching converters, and digital logic can share a constrained board area. The 36-WCSP package also supports compact PCB layouts, although its 2.65 mm by 2.53 mm footprint requires careful assembly planning, exposed-pad inspection, and adequate acoustic or mechanical clearance for reliable production. Typical uses include portable music players, personal audio devices, smartphones, portable navigation equipment, compact Bluetooth speakers, and other battery-powered products that combine digital audio processing with analog headphone or line outputs. The device is also relevant to portable audio subsystems where low power, short signal paths, and reduced external component count are primary design priorities. When designing around the WM8904ECS/R, verify the complete electrical limits, supported digital audio interfaces, clock requirements, analog input configuration, and recommended decoupling directly in the manufacturer datasheet. Keep analog input and output routes away from noisy switching nodes, provide the required supply and reference components, and confirm that the exposed-pad layout and assembly process meet the package's thermal and solderability requirements. This page consolidates verified package, distributor, and manufacturer information with application-oriented engineering guidance rather than estimating unavailable electrical parameters.
WM8946ECS/R - Stereo Low-Power Audio Codec | Cirrus Logic
The Cirrus Logic WM8946ECS/R is a stereo low-power audio codec with two ADCs, two DACs, 24-bit resolution, 48 kSPS operation, and 98 dB SNR in a 36-ball W-CSP package measuring 2.97 mm by 3.07 mm. The device supports I2C and SPI control and includes a video buffer for systems that need to route video signals alongside processed audio. An audio codec is an interface IC that converts analog audio into digital PCM data and converts digital PCM or audio data back into analog signals. In the broader semiconductor hierarchy, the WM8946ECS/R belongs to the audio codec class, interface ICs, and integrated circuits. It integrates both conversion directions into one compact component, allowing a host processor to communicate digitally while speakers, microphones, headphones, or line-level circuits use analog signals. The WM8946ECS/R provides a 24-bit conversion interface, 48 kSPS sampling capability, and 98 dB signal-to-noise ratio. Its two ADC and two DAC channels support full stereo audio paths. I2C and SPI interfaces provide host-control options, while the integrated video buffer expands its applicability to portable devices and embedded systems that handle both audio and composite video. The low-power characterization is particularly relevant to battery-powered equipment. The WM8946ECS/R uses a 36-W-CSP package with dimensions of 2.97 mm by 3.07 mm. This very small package supports compact PCB layouts but requires careful component placement, short analog routing, and a stable power-supply implementation. Exact pin assignments, control-register details, voltage limits, clock requirements, and recommended application-circuit values are not present in the supplied verification snippets and must be confirmed in the manufacturer datasheet before schematic release. Typical applications include portable media players, personal audio devices, smartphone accessories, automotive infotainment systems, industrial human-machine interfaces, and compact embedded audio consoles. In each case, the codec can provide the stereo conversion interface between analog transducers and a digital host while I2C or SPI handles configuration and data control. The video-buffer feature may be useful in systems combining audio playback with video output requirements. Designers should verify the complete pin configuration, exposed-ball connections, analog input and output limits, digital interface voltage levels, clocking scheme, and decoupling requirements in the official WM8946 data. Because the package is only 2.97 mm by 3.07 mm, PCB assembly capability, solder-mask design, and component-placement tolerances should also be reviewed before committing to the footprint. This page consolidates the verified distributor, manufacturer-document, packaging, interface, and pricing references while identifying unavailable technical fields transparently. It also separates directly documented WM8946ECS/R attributes from design assumptions, helping engineers locate the official datasheet and assess whether the 36-ball low-power stereo codec fits a compact audio subsystem.
WM8947ECS/R Stereo Low-Power Audio Codec | Cirrus Logic
Cirrus Logic WM8947ECS/R is a stereo low-power audio codec IC supplied in a 25-ball WCSP package. The verified distributor information identifies the device as an interface and codec part, while the LCSC product listing states a price of $4.6743 as of 2026-10-29. A 25-WCSP package is designed for compact, high-density portable-device layouts where analog, digital, and power connections must be routed on a very small die area. The supplied search evidence does not expose the complete electrical specification set, so detailed signal-to-noise ratio, sampling-rate, voltage, channel, and amplifier ratings require confirmation in the manufacturer datasheet before design release. An audio codec is an interface IC that converts between digital audio data and analog microphone, line, or headphone signals. In the product hierarchy, a codec belongs to an audio interface IC, an interface IC, and ultimately the broader semiconductor category. This conversion function allows a host processor to play and capture audio while the codec handles the analog signal path, digital conversion, and associated filtering. The WM8947ECS/R is specifically identified by Mouser as a stereo low-power codec, making it relevant to portable and embedded multimedia equipment. The verified listings provide several procurement-level advantages: DigiKey classifies the WM8947ECS/R under codecs and interfaces, Mouser describes it as a stereo low-power codec, and LCSC lists the part as in stock. JLCPCB identifies the device as RoHS-compliant, while Wolfchip reported 23,560 pieces in stock on 2026-10-14. These facts support initial sourcing and compatibility work, but they do not replace verification of the electrical limits, exposed-ball assignments, thermal constraints, or supported digital audio interfaces. The part's principal engineering value is its combination of stereo codec functionality and a compact 25-WCSP implementation. WCSP construction can reduce board area compared with larger leaded or QFN packages, which is valuable in mobile and wearable products. That space advantage also makes correct PCB layout essential. Fine-pitch balls, a limited exposed-ball count, potential thermal-via requirements, and difficult visual inspection after assembly can complicate rework and signal-integrity implementation. Designers should obtain the official land-pattern and ball-listing information rather than infer connections from distributor pinout diagrams. Typical WM8947ECS/R applications include portable media players, smartphone accessories, compact audio accessories, wearable audio devices, and embedded multimedia systems. In each case, the codec would sit between a digital audio host and analog microphones, headphones, speakers, or line-level circuitry. Suitable companion components can include audio amplifiers, headphone drivers, microphones, and host-interface devices, but the exact companion choice depends on the power rails, grounding strategy, and acoustic architecture specified by the manufacturer. Before committing to a PCB revision, confirm the supported audio formats, master and slave clock arrangements, sample rates, microphone bias requirements, headphone and speaker outputs, digital and analog supply voltages, and permitted startup sequences in the official WM8947 datasheet. Also verify whether the WCSP has an exposed ground or thermal pad and which balls may be left unconnected. The supplied data does not establish a complete pinout, so no pin assignments are asserted on this page. This page consolidates verified distributor classification, current pricing, package information, stock observations, compliance evidence, and replacement-status findings for the WM8947ECS/R. It also distinguishes confirmed facts from parameters that remain unavailable in the supplied records, helping engineers make an initial sourcing decision without mistaking incomplete listings for a complete design specification.
WM8994ECS/R - Ultra-Low-Power Hi-Fi Audio Codec | Cirrus Logic
The Cirrus Logic WM8994ECS/R is an ultra-low-power, highly integrated Hi-Fi audio codec with a 24-bit I2S/PCM stereo audio interface in a 72-ball WCSP package measuring 4.52 mm by 4.03 mm. It supports smartphone and portable-device audio playback and recording, with integrated stereo Class D/AB speaker drive and Class W headphone drive to reduce the number of external audio amplifiers. An audio codec is a mixed-signal semiconductor that converts digital audio samples into analog signals and converts captured analog audio into digital data. The WM8994 belongs to the audio codec hierarchy within interface ICs, combining digital audio interfaces, analog converters, integrated amplifiers, clocking, and power-management functions. This consolidation reduces board area and power consumption in mobile multimedia systems. The verified product information identifies a 24-bit I2S/PCM interface, ultra-low-power operation, integrated stereo Class D and AB speaker drivers, and an integrated Class W headphone driver. The device requires two external supplies, Vbatt and 1.8 V, while integrated LDOs generate the other internal supply rails. This architecture is intended to lower external power-component count and simplify portable audio designs. Stereo full-duplex asynchronous sample-rate conversion and multi-channel audio support extend the codec beyond basic playback. Full-duplex conversion allows simultaneous playback and recording, including paths operating at different sample rates. The integrated speaker and headphone drivers move amplification closer to the codec, reducing dependence on discrete output stages in space-constrained consumer equipment. Typical uses include smartphones, tablets, portable media players, wearable devices, and other multimedia products. An application can route digital audio through the I2S/PCM interface while using the integrated Class W headphone driver for low-power headphone playback and the Class D/AB speaker path for higher-output speaker amplification. Designers should verify the complete pinout, absolute maximum ratings, clock requirements, exposed-ball layout, and decoupling recommendations from the manufacturer datasheet before layout. Because the supplied data does not include numeric converter performance, output power, sample-rate limits, or thermal data, those values must not be inferred from the product class. This page combines verified manufacturer and distributor information with structured specifications, application guidance, and replacement availability. It also distinguishes verified facts from parameters that require confirmation from the WM8994 datasheet, helping engineers make sourcing and design decisions without relying on unverified assumptions.