Circuits intégrés

Sous-catégories

📁 ADC/DAC 3 100+ produits 📁 CI amplificateurs 1 900+ produits 📁 Codecs audio 18 produits 📁 CI audio 2 produits 📁 Horloge et synchronisation 670+ produits 📁 Comparator ICs 1 produits 📁 DSP 1 100+ produits 📁 CI d'acquisition de données 2 produits 📁 Potentiomètres numériques 4 produits 📁 Pilotes et contrôleurs d'affichage 1 produits 📁 FPGA & CPLD 7 300+ produits 📁 Circuits intégrés d'interface 3 400+ produits 📁 Pilotes de LED 1 produits 📁 CI logiques 460+ produits 📁 CI mémoire 870+ produits 📁 Microcontrôleurs 20 000+ produits 📁 Microprocesseurs 4 produits 📁 Pilotes de moteur 1 produits 📁 Autres 1 produits 📁 Sensor and Detector Interfaces 1 produits 📁 Circuits intégrés spécialisés 15 produits 📁 CI vidéo 14 produits

Produits (39 000+)

MC68360AI33L - 33 MHz QUICC 32-Bit MPU | NXP FQFP-240
MC68360AI33L

MC68360AI33L - 33 MHz QUICC 32-Bit MPU | NXP FQFP-240

The NXP MC68360AI33L is a 33 MHz, 32-bit CPU32+ microprocessor core integrated with the QUICC (Quad Integrated Communication Controller) peripheral set in a 240-pin FQFP package. It is part of the M683xx family of microprocessors and combines a 32-bit M68000-derived core with on-chip communications peripherals including four serial communication controllers (SCCs), a serial management controller, and a RISC communications processor module (CPM) for offloading protocol processing from the main CPU. A microprocessor (MPU) is an integrated circuit that contains the central processing unit of a computer system. Within the broader semiconductor hierarchy, an MPU sits above a microcontroller (MCU) in integration complexity - MPUs typically require external memory and peripherals, while MCUs integrate memory and peripherals on-chip. The MC68360 specifically belongs to the communications-controller subcategory of MPUs, optimized for telecom and datacom applications where multiple serial channels must be managed concurrently alongside general-purpose processing. Within that, the QUICC family is a derivative of the M68K architecture, with a 32-bit internal data path and a 32-bit external data bus. Key features of the MC68360AI33L include four independent SCC channels supporting protocols such as HDLC, UART, BISYNC, and transparent modes; a RISC-based CPM that handles low-level protocol processing; an 8K x 8 dual-port RAM shared between the core and CPM; integrated DRAM refresh controller; 24-bit external address bus; and a low-power HCMOS process. The 33 MHz internal clock yields approximately 10 MIPS of integer performance, suitable for router, bridge, and remote-access equipment designs. Architecturally, the device is a heterogeneous dual-processor SoC. The CPU32+ core handles OS and application code, while the CPM (a dedicated RISC engine) drives the SCCs, SMC, and timers. The two processors communicate via shared dual-port RAM and mailbox interrupts, allowing protocol handling to scale independently of the main CPU load. Typical applications include ISDN routers, frame-relay access devices, telecom control boards, industrial serial concentrators, and legacy M68K-based embedded systems. The wide peripheral integration reduces external glue logic for multi-channel serial designs. A key design consideration when using the MC68360AI33L is the timing-sensitive FQFP-240 footprint: a 32x32 mm body with 0.5 mm pitch requires a 4-layer PCB minimum to maintain signal integrity on the external bus. Designers should also verify timing margins against the original QUICC reference manual rather than relying on second-source datasheet extracts. This page synthesizes distributor stock status, lifecycle risk, and drop-in variants from the same MC68360 die family not found in the manufacturer datasheet alone.

Devis Contact
MC68360AI33L557 - 33MHz QUICC 32-Bit MPU | NXP Semiconductors
MC68360AI33L557

MC68360AI33L557 - 33MHz QUICC 32-Bit MPU | NXP Semiconductors

The NXP (formerly Freescale) MC68360AI33L557 is a 32-bit M683xx family microprocessor that integrates a CPU32+ core running at 33 MHz with on-chip peripheral controllers, housed in a 240-pin FQFP package (32x32 mm). It belongs to the QUICC (Quad Integrated Communication Controller) family and is specified for industrial temperature grade operation. A microprocessor (MPU) is an integrated circuit that contains the arithmetic logic unit, control unit, register file, and memory interface of a computer on a single die. The MC68360 specifically embeds a CPU32+ core (32-bit internal, with 32-bit data and address buses) alongside four serial communication controllers, a system integration module, and a parallel interface. In the broader taxonomy, this part sits as: microprocessor -> processor -> integrated circuit -> semiconductor. It is the successor concept to the older MC68302 with substantially enhanced communication throughput. Key features include a 33 MHz maximum operating frequency, 32-bit address and data buses, an integrated memory controller supporting DRAM, SRAM, and ROM, four independent SCC (Serial Communication Controller) channels with HDLC/SDLC/UART support, an SPI port, an I2C controller, and a 32-bit parallel interface for external peripherals. The 240-FQFP (32x32) gull-wing package supports surface mounting and provides ample I/O for the integrated communication peripherals. Architecturally, the MC68360 uses a Harvard-style internal bus with a unified external bus, and integrates a sophisticated bus arbitration unit. The CPU32+ core adds hardware multiply/divide to the original 68000 instruction set. Internal timers include a periodic interrupt timer, a watchdog timer, and a time-of-day clock. The device targets deterministic, real-time embedded communication where a complete controller plus processor fit on one chip. Typical applications include industrial routers and protocol bridges, telecommunications equipment, ISDN terminal adapters, ISDN modem banks, industrial automation controllers, point-of-sale terminals, and embedded networking devices. The MC68360 excels in any application that needs multiple high-speed serial channels under deterministic CPU control with predictable interrupt latency. Designers should note that the MC68360 requires a 5V supply and an external clock source or crystal. The 240-FQFP package needs careful PCB layout with controlled-impedance traces for the external bus, and the integrated DRAM controller must be configured carefully for the specific memory type and timing. Industrial-grade silicon guarantees operation from -40C to +85C, suitable for telecom and factory environments. This page consolidates distributor pricing, lifecycle pin documentation, and drop-in alternatives that go beyond what is found on the original Freescale/NXP product page, with cross-references focused on the M683xx family footprint.

Devis Contact
MC68360CAI25L - 25MHz QUICC 32-Bit MPU | 240-FQFP | NXP
MC68360CAI25L

MC68360CAI25L - 25MHz QUICC 32-Bit MPU | 240-FQFP | NXP

The NXP MC68360CAI25L is a 25 MHz CPU32+ microprocessor from the M683xx family that integrates a 32-bit processor core with the QUICC (Quad Integrated Communication Controller) peripheral set, packaged in a 240-pin FQFP (32x32). The 'C' suffix denotes the commercial 0C to 70C temperature range, while 'A' indicates the standard (non-ECC) memory configuration and 'I' marks the industrial-grade plastic FQFP package. A QUICC (Quad Integrated Communication Controller) is a category of communications-centric microprocessor that combines a CPU core with multiple serial communication controllers (SCCs), serial management controllers (SMCs), a system integration module (SIM), and a time-slot assigner on a single die. Positioned in the broader system hierarchy as MPU -> microprocessor -> integrated MPU/MCU -> semiconductor device, the QUICC family sits between simple microcontrollers and high-end networking processors, optimized for WAN, LAN, and telecom bridge/router designs. Key features include a 32-bit CPU32+ core with 4 GB address space, 25 MHz system clock, four serial communication controllers (SCCs) supporting HDLC/SDLC, UART, transparent, and Ethernet (10 Mbps) protocols, two serial management controllers (SMCs), a 4-channel DMA controller, and a system integration module containing chip-select logic, interrupt controller, and bus arbitration. According to the manufacturer datasheet, the part operates from a 3.0V to 3.6V supply. Architecturally the MC68360CAI25L pairs the proven 68000-derived CPU32+ core (which executes the M68000 instruction set with additional instructions for improved compiler efficiency) with the dedicated communications engine, enabling simultaneous protocol processing on all four SCCs without CPU intervention. The 0.57 micron CMOS process and 240-pin FQFP package were standard for high-pin-count embedded processors of the late 1990s. Typical applications include ISDN terminal adapters, multi-port serial bridges, industrial routers and protocol converters, frame-relay access devices, low-end WAN access multiplexers, and legacy telecom control boards. The device's ability to run four SCC channels concurrently makes it well suited for aggregating T1/E1 or V.35 links into a single processor. When designing with this part, plan for the 240-pin FQFP land pattern, allocate sufficient PCB area for the 32x32 mm footprint, and ensure proper power-supply decoupling on each Vdd/Vss pin pair. Note that NXP has issued an End-of-Life notice for this part per the product page; long-term designs should evaluate NXP ColdFire successors or cross-reference drop-in equivalents. This page synthesizes distributor pricing, drop-in alternatives, application guidance, and design notes not found in the manufacturer datasheet alone - useful for both sustaining-engineering (legacy board repair) and obsolescence-migration planning.

Devis Contact
MC68360RC25L - QUICC 25MHz CPU32+ MPU, 241-PGA | NXP
MC68360RC25L

MC68360RC25L - QUICC 25MHz CPU32+ MPU, 241-PGA | NXP

The NXP MC68360RC25L is a 25 MHz CPU32+ microprocessor integrated into the QUad Integrated Communication Controller (QUICC) family, packaged in a 241-pin PGA (Ceramic Pin Grid Array, 47.24 mm x 47.24 mm). The device combines a 32-bit CPU32+ core with the communications-oriented peripheral set that defines the QUICC line: a System Integration Module (SIM), four Serial Communication Channels (SCCs), a Serial Management Channel (SMC), and an Inter-Integrated Circuit (I2C) controller, plus a parallel interface and DMA. This integration makes the MC68360RC25L especially suited for embedded networking and telecom control designs where a single chip must manage both protocol processing and host-side control. An MPU (Microprocessor Unit) is the highest-level processing element in an embedded system, sitting above microcontrollers in the compute hierarchy because it integrates a full 32-bit CPU with external-memory bus and rich peripheral integration. The MC68360 family occupies the MPU tier of the Coldfire/M68K ecosystem: MPU -> 32-bit microprocessor -> integrated communications controller. The 'L' suffix indicates the lower 0C to 70C commercial temperature grade, distinguishing it from the 'C' military-grade variants. Key features include the CPU32+ core (an enhancement of the original 68020 instruction set with table lookup and interrupt stacking), four independent SCCs that support HDLC, SDLC, Ethernet, UART, BISYNC, and transparent bit streams, and the SIM60 with chip-select logic, dual-port RAM, and DRAM controller. The device operates from a single 5.0 V supply and delivers sustained throughput on all four SCCs without external protocol assistance, with on-chip DMA channels that move data between peripherals and memory autonomously. The architectural depth of the MC68360 comes from its tightly-coupled peripheral cluster: each SCC has its own physical interface, baud-rate generator, and receive/transmit FIFO, while a Time-Slot Assigner (TSA) time-division-multiplexes up to 32 logical channels on a single SCC, replicating TDM functions historically done with external logic. The result is a chip that can terminate multiple WAN trunks, an Ethernet port, or a multi-channel PCM highway with only the QUICC plus a small amount of PHY glue. Typical applications include multi-port serial routers, ISDN terminal adapters, industrial serial concentrators, frame-relay access devices, and legacy telecom control cards. The four SCCs allow bridging between an HDLC WAN link, an Ethernet LAN port, and two async control channels using only one IC, which lowers system cost and board area relative to gluing separate UARTs to a discrete CPU. When designing with the MC68360RC25L, remember that this part is part of the original Motorola/Freescale/NXP 68K lineage and is now in mature/legacy status. Plan for long-term supply with authorised distributors and consider the available same-package speed grades (RC25L, RC33L) when future-proofing the design. This page synthesises distributor pricing, drop-in same-package alternatives, and practical design notes not found in the bare manufacturer datasheet, giving engineers an at-a-glance comparison set for sourcing decisions.

Devis Contact
MC68360RC33L - 33MHz QUICC MPU, 241-PGA | NXP Semiconductors
MC68360RC33L

MC68360RC33L - 33MHz QUICC MPU, 241-PGA | NXP Semiconductors

The NXP (formerly Motorola/Freescale) MC68360RC33L is a 32-bit QUICC (Quad Integrated Communication Controller) microprocessor from the M683xx ColdFire CPU32+ family, operating at 33 MHz in a 241-pin PGA (Pin Grid Array) package measuring 47.24 mm × 47.24 mm. It integrates a CPU32+ core with four Serial Communication Controllers (SCCs), a Serial Management Controller (SIM), and dedicated communication peripherals, making it a versatile one-chip solution for embedded controller applications. An MPU (Microprocessor Unit) is the central processing core of an embedded system that executes instructions and manages data flow. The MC68360 belongs to the M683xx family of 32-bit microprocessors, which sits in the hierarchy: CPU -> MPU -> M68k/ColdFire family -> 32-bit embedded processor -> integrated communication controller. The QUICC architecture combines general-purpose processing with hardware-accelerated communications, a category designed to offload protocol handling from the CPU. Key features of the MC68360RC33L include four independent SCCs supporting protocols such as Ethernet, HDLC, UART, and transparent modes, plus a Serial Management Controller (SIM) with two Serial Management Channels (SMCs) and one Serial Peripheral Interface (SPI). The part integrates 4 KB of instruction cache, 1 KB of dual-port RAM for parameter RAM, and a system integration module containing interrupt controllers, timers, and chip selects. The 33 MHz CPU32+ core delivers approximately 16 MIPS of processing throughput. From a technical depth perspective, the MC68360 uses a 0.57 µm CMOS process with 32-bit internal and external data paths. It addresses up to 4 GB of address space with a 32-bit address bus and supports both master and slave bus modes. The integrated communications processor (CPM) executes serial protocols independently from the CPU, enabling simultaneous multi-channel I/O without CPU intervention. Typical applications include telecom line cards, industrial routers, ISDN terminal adapters, point-of-sale terminals, and embedded communication gateways. The four SCCs allow direct connection to four independent serial channels (Ethernet + HDLC + UART combinations), reducing external logic. Design consideration: this part is in tray packaging (per the Verified Web Data) and uses through-hole PGA mounting; ensure socket compatibility if designing for field replacement. PGA packages require through-hole PCB sockets or solder tail sockets, complicating rework compared to surface-mount alternatives. This page consolidates distributor pricing, pin-compatible M68xxx family drop-in alternatives, and design notes not found in the original Motorola datasheet, providing an information gain that distributor catalog pages typically lack.

Devis Contact
MC68360VR33L - QUICC SIM 4SCC 33MHz 32-Bit MPU | NXP | BGA-357
MC68360VR33L

MC68360VR33L - QUICC SIM 4SCC 33MHz 32-Bit MPU | NXP | BGA-357

The NXP MC68360VR33L is a 33 MHz, 32-bit CPU32+ microprocessor in the M683xx family that integrates four serial communication controllers (4 SCC), a serial interface module (SIM), and a RISC-style communications processor module (CPM) on a single die, packaged in a 357-ball PBGA (25x25 mm). It serves as a one-chip controller for telecom, networking, and embedded data-communication systems that require multiple serial channels without an external protocol engine. An integrated microprocessor and peripheral combination is a class of system-on-chip device that merges a general-purpose processor core with dedicated communication hardware, allowing real-time protocol handling on-chip. In the power-supply and digital IC hierarchy, the MC68360 sits above discrete UART/HDLC controllers, below multi-core application processors, and sits alongside other members of the Freescale/NXP M683xx/PowerQUICC family historically targeted at router, bridge, and industrial-control designs. Key features of the MC68360VR33L include a 32-bit CPU32+ core with 4 Kbytes of instruction cache, four independently configurable SCC channels supporting UART, HDLC, transparent, BISYNC, and Ethernet protocols, a system integration module (SIM40) with multiple timers, and operation from a single 5 V supply. The CPM offloads DMA, baud-rate generation, and protocol framing from the core, which is critical at 33 MHz when several high-speed serial links run in parallel. Typical applications include multi-port serial communication controllers, ISDN terminal adapters, frame-relay and X.25 routers, industrial serial concentrators, and legacy telecom control cards. The 357-PBGA package provides the high I/O count and thermal headroom required for designs running all four SCCs simultaneously. When designing with this device, ensure the 5 V power rail is decoupled close to each supply pin and respect the 357-ball PBGA land pattern exactly; the BGA is not pin-compatible with any QFP variant of the same family. Designers migrating from the 25 MHz MC68360 should re-time any baud-rate generators against the 33 MHz reference. This page synthesizes distributor pricing, 357-PBGA drop-in alternatives, and practical design notes that supplement the NXP MC68360 reference manual.

Devis Contact
MC68360ZQ25VL - 25MHz QUICC 32-Bit MPU 357-BGA | NXP
MC68360ZQ25VL

MC68360ZQ25VL - 25MHz QUICC 32-Bit MPU 357-BGA | NXP

The NXP MC68360ZQ25VL is a 25 MHz CPU32+ (QUICC) microprocessor from the M683xx family housed in a 357-pin PBGA (25x25) package, integrating a versatile single-chip microprocessor with multiple communication peripherals. Its headline parameters are 25 MHz core clock, 32-bit ColdFire CPU32+ core, and a 357-ball plastic BGA package, with four serial communication controllers (SCC), a serial interface module (SIM), and the QUICC engine for protocol offload. What is a QUICC microcontroller? A QUICC (Quad Integrated Communication Controller) is a category of integrated microprocessor + peripheral combination IC that pairs a CPU core with multiple communication protocol engines, allowing the chip to handle serial protocol framing (HDLC, UART, BISYNC, transparent, Ethernet) without burdening the CPU. The MC68360 sits in the broader hierarchy of MPU > 32-bit microprocessor > ColdFire/CPU32+ family > communication controller IC > semiconductor. QUICC devices are a defining category of Freescale/NXP legacy telecom silicon and remain in use in long-lifecycle industrial equipment, telecom backplanes, and protocol-bridging designs. Key features of the MC68360ZQ25VL include four serial communication controllers, an SPI/I2C-compatible serial interface, a 32-bit CPU32+ core at 25 MHz, eight 16-bit timers, and a flexible system integration unit with chip selects and interrupt controllers. The QUICC CPM coprocessor offloads serial processing, leaving the CPU free for control-plane tasks, while the on-chip memory map supports DRAM, SRAM, and ROM external memories with wait-state configuration. Architecturally, the part combines a 32-bit CPU32+ core (M68000-family ISA) with a separate RISC-based communications processor module (CPM) that contains the SCCs, SMCs, and a serial DMA controller. The two-processor internal structure allows deterministic serial throughput independent of CPU load, a key reason this family persists in protocol-bridging telecom designs. Typical applications include industrial telecom controllers, legacy WAN routers, serial-protocol bridges (HDLC/async), industrial automation backplanes, POS and ATM/frame-relay edge nodes, and any long-lifecycle system originally designed around the QUICC platform. The wide integration of peripherals reduces board area and BOM versus discrete processor+comm-controller designs. When designing with this part, note that it is pinned out as a 357-ball PBGA requiring careful PCB stack-up and controlled-impedance routing for the parallel memory bus, and that several variants in the MC68360 family share the same package but differ in frequency, RAM configuration, or Ethernet presence. Designers should verify the exact suffix (ZQ25VL, VR25VL, CAI25L) against the system clock and peripheral requirements before reusing an existing layout. This page synthesizes distributor pricing, same-family drop-in alternatives, and protocol-controller design notes not found in any single manufacturer datasheet.

Devis Contact
MC68360ZQ33L - 33MHz QUICC 32-Bit Comm Controller | NXP
MC68360ZQ33L

MC68360ZQ33L - 33MHz QUICC 32-Bit Comm Controller | NXP

The NXP Semiconductors MC68360ZQ33L is a 32-bit M683xx QUICC (Quad Integrated Communication Controller) microprocessor running at 33 MHz, integrating a CPU32+ core with four serial communication controllers (SCCs) and a 357-ball Plastic Ball Grid Array (PBGA) package measuring 25x25 mm. The part operates from a 5 V supply and combines a general-purpose 32-bit microprocessor with on-chip multi-channel communications peripherals, making it a one-chip solution for embedded networking and serial I/O. A microprocessor (MPU) is an integrated circuit that contains the full CPU, ALU, register file, and control logic of a processor, executing program instructions fetched from external memory. Within the broader taxonomy, the MC68360ZQ33L is a microcontroller-class IC (CPU32+ core), part of the Freescale/NXP 68K/ColdFire legacy, and is commonly categorized under Microcontrollers or Microprocessors depending on partitioning of memory on-chip versus off-chip. Its strength is integrated serial communications, reducing the need for an external UART or serial controller. Key features of the MC68360ZQ33L include a CPU32+ 32-bit core with 4 SCCs supporting HDLC/SDLC, UART, and transparent modes, an SPI, an I2C controller, a 10/100-capable Ethernet system, and a 33 MHz maximum CPU clock at 5 V. The integrated communications processor module (CPM) offloads serial frame handling from the CPU. The 357-BGA package provides high-density interconnect for the wide parallel bus and many serial channels, while the tray packaging is consistent with low-volume industrial-grade sockets. Architecturally, the MC68360ZQ33L is built on a 0.57 micron HCMOS process with separate instruction/data paths and an internal RISC communications engine that executes serial channel microcode independently of the CPU. The CPM uses dual-port RAM and RISC timers to maintain bit-rate timing for all four SCCs simultaneously, leaving the CPU32+ free for application logic, protocol stacks, and supervisory code. Typical applications include industrial serial routers, telecom multiplexer equipment, factory automation controllers, ISDN terminal adapters, and any embedded system requiring many synchronous/asynchronous serial links. The combination of 32-bit processing throughput and four hardware SCCs is uncommon at this price/board-area. When designing with the MC68360ZQ33L, ensure the 357-BGA PCB footprint has matched-impedance traces for the external memory bus and that ground reference is continuous under the BGA field, since the wide parallel memory bus carries multi-hundred-MHz edges even at 33 MHz core speed. This page synthesizes distributor pricing and stock, drop-in same-package alternatives, and engineering selection notes specific to legacy embedded MPU designs not found in any single manufacturer document.

Devis Contact
MC68376BACAB25 - 32-Bit CPU32 MCU, 25MHz, ROMless, 160-QFP | NXP
MC68376BACAB25

MC68376BACAB25 - 32-Bit CPU32 MCU, 25MHz, ROMless, 160-QFP | NXP

The NXP MC68376BACAB25 is a 32-bit single-core CPU32 microcontroller from the M683xx family, operating at 25 MHz with a ROMless architecture and housed in a 160-pin QFP (28x28 mm) surface-mount package. This device is part of NXP's legacy M683xx embedded controller line, integrating a CPU32 core with on-chip peripherals aimed at automotive and industrial real-time control. What is a CPU32 microcontroller? A CPU32 microcontroller is a member of the 68000-family instruction set architecture, offering 32-bit internal registers and a 16/32-bit instruction encoding. It sits in the hierarchy between 8/16-bit microcontrollers and full 32-bit application processors, delivering deterministic real-time performance with a mature toolchain. The M683xx series adds integrated peripherals (timers, serial, I/O) on the same die, classifying the device as an embedded microcontroller within the broader power-management-and-control semiconductor category. Key features include a 25 MHz CPU32 core with 32-bit internal architecture, ROMless program execution from external memory, integrated peripheral modules in the M683xx family, a wide operating temperature range suitable for industrial environments, and a 160-QFP (28x28 mm) package with abundant I/O for system integration. The ROMless design lets designers program external flash for flexible firmware updates and capacity scaling. Technically, the CPU32 implements the M68000 instruction set with 32-bit registers and enhanced addressing modes, executed through a 3-stage pipeline at 25 MHz. The chip integrates peripheral subsystems such as the System Integration Module (SIM), Time Processing Unit (TPU), queued serial module (QSM), and configurable I/O, allowing developers to consolidate multiple glue-logic devices into a single IC. Typical applications include automotive engine control units, industrial automation controllers, motor drives, robotics, point-of-sale terminals, and legacy embedded systems requiring 68000-family software continuity. Designers migrating from older 68k designs often select this part to preserve firmware investment. When designing with this part, note that the 160-QFP package requires careful PCB layout with thermal vias for moderate dissipation, and external boot ROM or flash must be connected since the device is ROMless. This page synthesizes distributor inventory signals, parametric comparisons against MC68360-family and SC-prefix variants, and practical design notes not found in the manufacturer datasheet alone.

Devis Contact
MC68376BGCAB25 - 32-Bit CPU32 MCU 25MHz ROMless 160-QFP | NXP
MC68376BGCAB25

MC68376BGCAB25 - 32-Bit CPU32 MCU 25MHz ROMless 160-QFP | NXP

The NXP MC68376BGCAB25 is a 32-bit CPU32 (M683xx family) microcontroller IC operating at 25 MHz with ROMless program memory, housed in a 160-pin QFP package measuring 28 mm x 28 mm with 0.65 mm pitch. The part integrates a CPU32 core with on-chip peripheral modules originally designed for automotive and industrial powertrain, body, and chassis applications. A microcontroller (MCU) is an integrated circuit that combines a processor core, program and data memory, and a set of peripherals (timers, communication interfaces, ADC, GPIO) on a single die. The CPU32 core used in the M68376 family is a 32-bit CISC ISA descended from the Motorola 68000 lineage, sitting in the broader hierarchy: CPU32 -> M68k family -> 32-bit embedded microcontroller -> embedded processor -> semiconductor. Legacy 32-bit microcontrollers such as this one remain common in long-lifecycle automotive platforms where firmware stability and mature toolchains outweigh raw performance. Key features include a 25 MHz maximum CPU32 clock, ROMless configuration for external program memory, integrated CAN 2.0B controller, queued serial module (QSM) for SCI/SPI, configurable timer module (CTM) with TPU, 8 Kbytes of internal RAM (per the variant suffix), and a system integration module supporting chip-select generation and DRAM refresh. The 160-QFP package is a plastic quad flat pack with 160 gull-wing leads on 0.65 mm pitch. Typical applications include automotive engine control units (ECU), transmission control modules (TCM), anti-lock braking systems (ABS), body controllers, and industrial motion-control platforms. The integrated CAN interface and TPU make the part particularly suitable for hard-realtime control loops where deterministic interrupt latency matters. When designing with this MCU, verify mask set revision against your firmware - early mask sets of the M68376 had errata in the CTM and TPU. Plan for external program memory interface (e.g., 32 Kbyte x 16 EPROM/Flash) because the ROMless suffix means no internal non-volatile code storage is included.

Devis Contact
MC68376BGVAB25 - 32-bit CPU32 MCU 25MHz ROMless 160-QFP | NXP
MC68376BGVAB25

MC68376BGVAB25 - 32-bit CPU32 MCU 25MHz ROMless 160-QFP | NXP

The NXP MC68376BGVAB25 is a 32-bit CPU32 microcontroller from the M683xx family, operating at 25 MHz with a ROMless configuration housed in a 160-pin QFP (28x28 mm, 0.65 mm pitch) package. It integrates a CPU32 core with 7.5 KB of on-chip RAM, a 16-bit / 18-I/O general-purpose timer, and a queued serial module, targeting embedded automotive and industrial control designs. Background Knowledge: A microcontroller (MCU) is a single-chip computer that integrates a CPU core, memory, and peripherals to control external devices in embedded systems. The MC68376BGVAB25 sits at the high end of the legacy 68k family, occupying the CPU32 core (Motorola's first 32-bit extension of the 68000 instruction set) and serving as the integration point between traditional 683xx peripherals and the more powerful PowerPC ColdFire microcontrollers that succeeded it. Externally, MC68376 / MC68336 MCUs are commonly seen in industrial automation, automotive body controllers, and motor-control subsystems where deterministic 68k-family code reuse is desired. Key features include 25 MHz operation, ROMless configuration (external program memory required), 7.5K x 8 RAM, 18 I/O lines, external oscillator support, and an integrated CAN (CANSAP) and queued serial module. It is qualified to a wide operating temperature range typical of automotive under-hood environments. The part is supplied in a QFP-160 plastic quad flat package with 0.65 mm pitch. Technical depth: The CPU32 core implemented in the MC68376 uses a 32-bit internal data path with a 16-/32-bit external bus and executes the M68000 instruction set with additional 32-bit addressing modes. The 25 MHz CPU clock supports ~3 MIPS sustained throughput, sufficient for real-time control loops in industrial drives and body controllers. Integration includes a system integration module (SIM), a 16-bit time processor unit (TPU), and a queued serial multi-channel communication interface. Typical applications include automotive body controllers, factory automation PLCs, motor drive controllers, and industrial inverter control boards. It is also commonly used in legacy embedded designs that require ROMless external flash for code storage. Design consideration: Because the device is ROMless, designers must connect an external program memory such as a 27-series EPROM or parallel flash. A minimum bus width of 16 bits is recommended to avoid wait-state penalties at 25 MHz. Active part is mature in distribution channels. This page synthesizes current distributor pricing, ROMless pin-compatible drop-in alternatives, and practical design notes not found in a single manufacturer datasheet.

Devis Contact
MC6840CFN-G Programmable Timer Module | Rochester Electronics
MC6840CFN-G

MC6840CFN-G Programmable Timer Module | Rochester Electronics

The Rochester Electronics, LLC MC6840CFN-G is a programmable timer module, also identified in the verified distributor data as an MC6840 PTM, supplied in the CFN package designation. The available distributor listing identifies the device under the Clock/Timing and Programmable Timers and Oscillators categories, confirming its role as a timing IC rather than a general-purpose logic, memory, or communications component. Its verified marketplace price starts at $22.3619 as of 2026-10-28, while distributor inventory is also advertised across several authorized or aftermarket channels. A programmable timer module is a clock-and-timing integrated circuit used to generate, divide, count, or measure timing intervals according to externally applied control and reference signals. The MC6840 family designation identifies the product as a timer rather than an oscillator, although programmable timers are commonly paired with external clock sources, counters, and digital control logic. Because the supplied web results do not expose a verified manufacturer datasheet or detailed electrical tables, this page avoids assigning unverified clock frequencies, counter ranges, supply voltages, or timing tolerances. The MC6840CFN-G is especially relevant to legacy industrial, control, and embedded-system designs that use the MC6840 interface and require an authorized replacement source. Its availability through Rochester Electronics and listed distributors makes it useful for repair, continuation, and lifecycle-extension programs. One distributor listing reports 6240 pieces in stock, another reports 9160 pieces, and LCSC describes the component as in stock. These inventories are commercial snapshots and can change independently. The exact CFN package dimensions, pin count, exposed-pad configuration, operating-temperature range, and environmental ratings are not present in the supplied verified data. Engineers should therefore download the original MC6840 manufacturer documentation or request the Rochester Electronics datasheet before approving a new design. Pin assignment, voltage limits, timing-edge behavior, and interface levels must be checked against the original system rather than inferred from the orderable suffix. Typical uses include legacy digital control systems, event-counting modules, pulse-timing circuits, and equipment where an MC6840-compatible timer is already designed into the PCB. In maintenance applications, the safest replacement strategy is to preserve the existing footprint and verify every electrical characteristic. For new designs, evaluate a currently supported timer IC when long-term availability matters, but retain the MC6840CFN-G when preserving an old control platform is more important than modernization. This page consolidates verified distributor pricing, inventory observations, source links, sourcing guidance, and data gaps for the MC6840CFN-G. It deliberately separates confirmed marketplace facts from unverified technical assumptions, giving engineers a more reliable basis for legacy-component procurement and replacement planning.

Devis Contact
MC6840CP - Three-Channel Programmable Timer | Motorola
MC6840CP

MC6840CP - Three-Channel Programmable Timer | Motorola

The Motorola MC6840CP is a Programmable Timer Module (PTM) for the M6800 processor family, providing three independent 16-bit binary counters with corresponding control registers and a status register. The verified source data identifies a programmable subsystem component designed to generate variable system time intervals, but it does not specify the target package dimensions, pin count, supply voltage, clock frequency, or operating-temperature grade. A programmable timer module is a peripheral category that generates timed events, measures intervals, counts external events, and coordinates periodic interrupts in a processor-based system. In the M6800 ecosystem, the MC6840 extends the processor with hardware timing functions that would otherwise require software loops, external counters, or additional logic. Its three counters make it useful for several independent timing tasks within one component. The three 16-bit binary counters are the central architectural feature identified by the Motorola datasheet result. Each counter corresponds to a control register, allowing firmware to select operating behavior, while the status register supports observation of timer events. Specific counter modes, clock inputs, interrupt outputs, read/write timing, and maximum operating frequency require confirmation from the manufacturer datasheet because those details are absent from the supplied verified snippets. Typical legacy applications include periodic service routines, elapsed-time measurement, pulse generation, event counting, industrial-control timing, and M6800-family test equipment. In each case, firmware configures the relevant counter, polls or receives a timer indication, and uses the resulting event for control flow or measurement. The hardware timer reduces processor workload, but software must still initialize each control register and interpret status correctly. The key design consideration is verification of interface details. Before schematic capture or PCB layout, engineers should obtain the original manufacturer datasheet and confirm the exact CP package, pin assignments, signal names, voltage ratings, timing limits, and environmental specifications. Search results include an MC6840CP-G listing from Rochester Electronics, but the suffix and source do not establish that MC6840CP and MC6840CP-G are electrically, mechanically, and pin-for-pin interchangeable. This page combines the verified Programmable Timer Module description, three-counter architecture, distributor evidence, and sourcing links with explicit uncertainty markers. It distinguishes verified facts from missing electrical, package, pinout, pricing-tier, and lifecycle data rather than inferring specifications that are not present in the supplied sources.

Devis Contact
MC6840CP-G - 3-Channel Programmable Timer | Rochester
MC6840CP-G

MC6840CP-G - 3-Channel Programmable Timer | Rochester

The Rochester Electronics, LLC MC6840CP-G is a programmable timer module associated with the Motorola M6800 processor family. The device provides three independent 16-bit binary counters, three corresponding control registers, and a status register for generating and monitoring variable system time intervals. It is intended for legacy M6800-family systems that require programmable interval timing, event counting, or periodic interrupt generation. The supplied source data identifies the device as an integrated circuit from Rochester Electronics, LLC and lists it as active. A programmable timer module is a timing IC that combines hardware counters with processor-accessible control and status registers. Within the hierarchy of timing and clock ICs, it sits below general-purpose clock and timer devices and provides a specialized timing subsystem for a processor bus. The MC6840 architecture allows software to program timing behavior instead of relying on fixed-delay logic or separate discrete counters. The primary architectural feature is the bank of three 16-bit binary counters. Each counter has a corresponding control register, while the status register reports timer-related conditions to the host processor. This organization supports multiple independently configured timing events in one device, reducing the number of external timing components needed by an M6800-family controller. The verified source data does not provide operating voltage, clock frequency, output waveform, maximum count rate, package dimensions, temperature range, or absolute maximum ratings. Typical legacy applications include industrial controller timing, data-acquisition sequencing, periodic service routines, programmable pulse generation, and event counting. In these systems, the timer module can provide repeatable time bases or interrupt requests, allowing the processor to divide software workload without implementing multiple independent counters in firmware. Because this is a legacy M6800-family component, system integration may also depend on processor-specific bus behavior and legacy development tooling. Before designing a new board around the MC6840CP-G, engineers should obtain the complete Motorola MC6840CP datasheet and verify the processor interface, counter mode behavior, timing limits, and package-level pin assignments. The supplied distributor records confirm the product and its programmable timer function but do not establish a complete electrical specification table or a verified replacement list. This product page combines the verified programmable-counter architecture, current distributor references, available pricing information, and practical sourcing guidance. It also distinguishes documented facts from parameters that still require confirmation from the original manufacturer datasheet, helping engineers assess the legacy timer module without inventing electrical, timing, or package data.

Devis Contact
MC68711E20CFNE2 - 8-Bit 2MHz 20KB OTP HC11 MCU | NXP | 52-PLCC
MC68711E20CFNE2

MC68711E20CFNE2 - 8-Bit 2MHz 20KB OTP HC11 MCU | NXP | 52-PLCC

The NXP MC68711E20CFNE2 is an 8-bit HC11-series microcontroller with 2 MHz CPU clock, 20 KB of on-chip One-Time-Programmable (OTP) EPROM, and 768 bytes of RAM, housed in a 52-pin PLCC (Plastic Leaded Chip Carrier) package measuring 19.1 x 19.1 mm. The MC68711E20CFNE2 suffix "E20" identifies a 20 KB OTP EPROM memory size, "CFN" denotes the 52-pin PLCC industrial-temperature package, and "E2" indicates the OTP (erasable window-less) memory option versus the E3/E4 UV-erasable versions. What is a microcontroller (MCU)? A microcontroller is a single-chip computer that integrates a CPU, memory (program + data), and peripheral interfaces on one piece of silicon. The HC11 (High-performance Complementary Metal-Oxide Semiconductor 68HC11) family belongs to the CISC (Complex Instruction Set Computer) microcontroller hierarchy: MCU -> 8-bit MCU -> HC11 family -> M68HC11 E-series -> industrial/automotive embedded controllers. CISC MCUs offer rich instruction sets, multiple addressing modes, and bit-manipulation features favored in legacy automotive, industrial-control, and instrumentation designs. Key features include an M68HC11 CPU core with 16-bit internal addressing, an 8-channel 8-bit ADC, asynchronous serial communications interface (SCI), serial peripheral interface (SPI), 16-bit timer/counter, pulse accumulator, real-time interrupt, computer-operating-properly (COP) watchdog, and up to 38 general-purpose I/O lines. The OTP EPROM allows one-time factory or field programming using an EPROM programmer socket, while the 768-byte on-chip RAM supports variable data storage for stack, registers, and scratchpad operations. The MC68711E20CFNE2 uses a fully static CMOS design allowing clock frequencies down to DC, with low-voltage (3 V) variants available within the E-series family. The 52-pin PLCC package supports both surface-mount assembly and programming-socket insertion for development and prototyping. Operating temperature spans the industrial range of -40 °C to +85 °C, making it suitable for automotive under-hood, factory automation, and harsh-environment embedded applications. Typical applications include automotive engine control units (ECUs), antilock braking systems (ABS), industrial process controllers, instrumentation, security-system controllers, and legacy embedded-control replacements where pin-compatible HC11 footprint compatibility is required. Designers choose the MC68711E20CFNE2 when a mature, well-documented 8-bit core with on-chip EPROM and rich peripherals is preferable to migrating code to a newer architecture. When designing with this device, ensure the OTP programming algorithm matches the manufacturer's specification - incorrect Vpp ramp timing or address sequence can permanently damage the part. Allow at least 100 ms power-on-reset settling time, and use the COP watchdog to detect firmware lockup conditions in safety-critical applications. This page synthesizes distributor inventory, cross-reference alternatives (MC68711E20CFNE3/E4), and design considerations not consolidated on any single manufacturer or distributor page.

Devis Contact
MC68711E20CFNE3 - 8-Bit HC11 MCU, 20KB OTP, 52-PLCC | NXP
MC68711E20CFNE3

MC68711E20CFNE3 - 8-Bit HC11 MCU, 20KB OTP, 52-PLCC | NXP

The NXP MC68711E20CFNE3 is an 8-bit HC11-family microcontroller featuring 20 KB of on-chip One-Time Programmable (OTP) EPROM, 768 bytes of RAM, and 512 bytes of EEPROM, housed in a 52-pin PLCC (Plastic Leaded Chip Carrier) package measuring 19.1 x 19.1 mm. The device integrates an M68HC11 CPU core operating up to 3 MHz and supports a 4.5 V to 5.5 V supply range, making it suitable for industrial and embedded control designs. Per the verified NXP product page, this part has reached End of Life status, so designers should evaluate remaining stock and last-time-buy opportunities for production continuity. What is an 8-bit microcontroller? An 8-bit MCU is a microprocessor with an 8-bit data bus width that integrates CPU, memory (ROM/RAM/EPROM/EEPROM), and peripherals on a single silicon die. The HC11 (High-performance CMOS 11) family from Motorola/Freescale/NXP extends the classic M68HC11 architecture with a fully static design, high-density CMOS process, and a rich peripheral set including timers, serial interfaces, and analog subsystems. In the broader taxonomy, the MC68711E20CFNE3 sits within microcontroller -> 8-bit MCU -> HC11 family -> OTP-programmable E-series sub-family, ultimately under the umbrella of embedded semiconductor devices. Key features include 20 KB OTP EPROM for code storage, 768 bytes RAM for data, 512 bytes EEPROM for non-volatile parameter storage, an 8-channel 8-bit ADC, and 38 digital I/O lines supporting interrupts and wake-up functions. The fully static design allows operation at clock speeds from DC to 3 MHz, supporting low-power sleep modes that are critical for battery-backed industrial installations. Architecturally, the E-series uses a CISC instruction set with multiple addressing modes optimized for compiler efficiency and compact code density. The integrated peripherals include a 16-bit free-running timer, an asynchronous serial communications interface (SCI), a synchronous serial peripheral interface (SPI), and a pulse-width modulation subsystem. The internal 512-byte EEPROM provides byte-erasable non-volatile storage ideal for configuration data and runtime calibration. Typical applications include industrial motor control, automotive body electronics, security and access control systems, point-of-sale terminals, and legacy embedded controllers where continued 68HC11 software compatibility is required. Designers familiar with M68HC11 assembly and C toolchains can port existing firmware with minimal effort. When designing with this port, note the End of Life status: prototype and maintenance builds should be sourced from authorized distributors holding remaining inventory, or migration to an active HC11 or S08 successor should be evaluated before new designs enter production. This page synthesizes distributor pricing, drop-in OTP-programmable 68HC11E alternatives, and practical design notes drawn from the NXP datasheet and reference documentation, providing information beyond what the manufacturer datasheet alone delivers.

Devis Contact
MC68711E20MFNE2 - 8-Bit HC11 MCU 20KB OTP 768B RAM | NXP
MC68711E20MFNE2

MC68711E20MFNE2 - 8-Bit HC11 MCU 20KB OTP 768B RAM | NXP

The NXP MC68711E20MFNE2 is a member of the M68HC11E family of 8-bit microcontrollers featuring a 4 MHz M68HC11 CPU core, 20 KB of one-time programmable (OTP) EPROM program memory, 768 bytes of on-chip RAM, and 38 digital I/O lines. It is housed in a 52-pin PLCC (J-Lead) package measuring 19.1 mm x 19.1 mm and is supplied in tube packaging for through-hole-style surface mounting. The 68HC11 family is a classic M68HC11 architecture microcontroller family. An 8-bit MCU (microcontroller unit) integrates a CPU, program memory (ROM/EPROM/OTP), data RAM, and on-chip peripherals onto a single silicon die. Within the broader embedded taxonomy, 8-bit MCUs sit below 16-bit and 32-bit MCUs in computational throughput, but offer deterministic behavior, low cost, and easy programmability that make them ideal for cost-sensitive, latency-predictable control applications ranging from appliances and HVAC to industrial automation and automotive subsystems. The HC11 was one of the most widely adopted 8-bit cores of the 1990s and remains in long-lifecycle products and legacy maintenance designs. Key features of the MC68711E20MFNE2 include its 4 MHz maximum bus frequency, integrated oscillator support, the M68HC11 instruction set with extensive addressing modes, and on-chip peripheral functions such as timers, an 8-bit ADC (analog-to-digital converter), and serial interfaces (SCI/SPI). The 20 KB OTP memory supports customer-programmable code development for low-to-medium volume production, while the 768-byte RAM provides data working space suitable for small control loops and stack operations. The 52-PLCC package provides robust J-lead contacts for robust socketing and field replacement. Architecturally, the E-series variants share the same CPU, instruction set, and peripheral set, differing primarily in memory type and size. The 'E20' suffix designates 20 KB of EPROM/OTP, while 'MFN' indicates the plastic-leaded chip carrier package and the E2 temperature/operating variant. This part uses CMOS technology with a fully static design that allows operation over a wide voltage range and clock-speed-down to DC. Typical applications include industrial control systems, automotive body and chassis electronics, HVAC controls, security systems, and consumer appliances where the proven HC11 ecosystem and existing codebase provide a low-risk migration path. The OTP memory variant specifically suits medium-volume production where mask-ROM tooling costs are not justified. When designing with this part, designers must consider that it is flagged as 'No Longer Manufactured' by the manufacturer, so lifecycle planning should include secure long-term inventory or migration to the actively-produced M68HC11 mask-ROM or EEPROM siblings, or to a modern ColdFire/S08 successor. This page synthesizes distributor pricing, lifecycle status, drop-in-compatible alternatives from the 68HC11E family, and practical design notes not found in the manufacturer datasheet alone.

Devis Contact
MC68882CRC20A - 32-bit Floating-Point Coprocessor, 20 MHz | NXP
MC68882CRC20A

MC68882CRC20A - 32-bit Floating-Point Coprocessor, 20 MHz | NXP

The NXP MC68882CRC20A is a 32-bit floating-point coprocessor (FPU) designed to pair with the Motorola 68020 and 68030 microprocessor families, operating at 20 MHz, and housed in a 68-pin Pin Grid Array (CPGA-68 / PGA-68, 26.92 × 26.92 mm) through-hole package. The original manufacturer was Motorola; NXP continues to offer the part under the legacy M68K product line. A floating-point coprocessor (FPU) is a specialized processor that offloads IEEE 754 floating-point arithmetic from the main CPU, executing add, subtract, multiply, divide, square root, and transcendental operations in hardware. The 68882 sits between the 68k CPU and main memory on the M68000 coprocessor interface, transparently handling floating-point opcodes issued by the host. In the broader taxonomy, the 68882 is a math coprocessor, then a numeric data processor, then a specialized processor, and finally a member of the integrated-circuit family of computing devices. Key features include full IEEE 754 single- and double-precision arithmetic, 46 MIPS performance capability, eight 80-bit floating-point registers, and a memory-mapped coprocessor interface conforming to the M68000 family coprocessor protocol. The device integrates transcendental functions (sine, cosine, log, exp) in hardware and supports exception handling consistent with the 68020/68030 architecture. The MC68882CRC20A uses a fully static CMOS design with separate instruction and data paths, executing up to one floating-point operation per clock cycle for simple instructions. Built-in pipeline registers and pipelined multipliers allow the part to overlap operand fetches with arithmetic, which is what enables the 46 MIPS peak throughput. The device is software-compatible with the earlier MC68881 FPU. Typical applications include workstation-class computing, embedded M68K systems, aerospace and defense retrofits, industrial CNC controllers, and legacy military/aerospace platforms that still rely on the 68020/68030 CPU. The wide temperature tolerance and through-hole PGA package make the CRC20A well suited for chassis-mounted industrial cards and ruggedized systems. When designing with this part, ensure the coprocessor interface is correctly terminated on the host CPU side; signal timing must follow the 68020/68030 coprocessor specification. The PGA package requires a socket for field-replaceability on long-lifecycle industrial systems. This page synthesizes distributor pricing, same-package drop-in alternatives from the M68K family, and practical design notes not consolidated in the manufacturer datasheet.

Devis Contact
MC68882CRC25A - 25 MHz FPU Coprocessor, 68-PGA | Motorola
MC68882CRC25A

MC68882CRC25A - 25 MHz FPU Coprocessor, 68-PGA | Motorola

The Motorola MC68882CRC25A is a 25 MHz HCMOS floating-point coprocessor (FPU) designed as a companion to the Motorola 68020 and 68030 M68K family processors, housed in a 68-pin ceramic pin grid array (PGA / BCPGA, 26.92 x 26.92 mm) package. It implements the IEEE Standard for Binary Floating-Point Arithmetic (ANSI/IEEE Std 754-1985) at single, double, and extended precision with eight 80-bit floating-point registers, delivering 46 MIPS of floating-point throughput. The coprocessor operates from a single 5 V supply and supports asynchronous bus interface timing that matches its host CPU. What is a floating-point coprocessor? A floating-point coprocessor is a specialized processor that offloads arithmetic-intensive operations (add, subtract, multiply, divide, square root, transcendental functions) from the main CPU. Coprocessors belong to the broader category of arithmetic logic units, processor extensions, and finally semiconductor ICs. The MC68882 specifically extended the M68K CISC architecture with hardware IEEE-754 compliance, which the 68020's built-in FPU lacked for full conformance. Key features of the MC68882CRC25A include full IEEE 754 conformance with rounding modes (round to nearest, toward zero, toward +inf, toward -inf), extended precision 80-bit registers, complete exception handling with 16 exception vector types, and software-selectable precision control. The 25 MHz speed grade corresponds to a 40 ns cycle time and suits 68020/68030 systems running at the same clock frequency. Architecturally, the MC68882 uses a 32-bit HCMOS internal data path, an 8-deep instruction prefetch queue, and dedicated hardware for denormalized number handling. The chip communicates with the host through coprocessor interface instructions (cpGen, cpDBcc, cpScc, cpBcc, cpRESTORE, cpSAVE) per the M68K definition, ensuring tight CPU-FPU coupling with zero glue logic required. Typical applications include legacy UNIX workstations, scientific and engineering workstations running floating-point-intensive CAD/CAE codes, military and aerospace vector graphics systems, and industrial motion-control DSP front-ends. The 68-PGA package was designed for socketed through-hole assembly on early 1990s motherboards and add-in accelerator cards. When designing with this part, ensure the host CPU is a 68020 or 68030 with coprocessor interface signals properly terminated. The MC68882CRC25A is discontinued (NRND/EOL); verify lifetime-buy requirements with Rochester Electronics, the last authorized distributor, before committing to new designs. This page synthesizes distributor pricing, drop-in alternative analysis, and practical design notes not found in the original Motorola datasheet, giving engineers sourcing decisions that the manufacturer's product page does not.

Devis Contact
MC68882EI16A - 16MHz 68040 FPU Co-Processor | NXP PLCC-68
MC68882EI16A

MC68882EI16A - 16MHz 68040 FPU Co-Processor | NXP PLCC-68

The NXP MC68882EI16A is a 16 MHz floating-point unit (FPU) co-processor from the Motorola/Freescale 680x0 family, packaged in a 68-pin Plastic Leaded Chip Carrier (PLCC, 24.21 x 24.21 mm) for surface-mount assembly. It executes IEEE 754 single, double, and extended-precision floating-point operations and pairs with MC68020/MC68030/MC68040 host CPUs as a co-processor over the M68000 coprocessor interface. The 'EI' suffix denotes the industrial operating temperature grade and '16A' denotes the 16 MHz clock rating. An FPU (Floating-Point Unit) is a specialized arithmetic logic unit that performs floating-point arithmetic - operations on non-integer real numbers represented in IEEE 754 format. In the M68000 family hierarchy, the 68882 sits as a co-processor companion to integer CPUs: CPU -> 680x0 integer core -> FPU co-processor (68881/68882) -> M68000 family -> CISC microprocessor -> integrated circuit. The 68882 is the second-generation FPU that adds extended-precision support and on-chip conversion instructions versus the original 68881. Key features include eight floating-point data registers (FP0-FP7), full IEEE 754 conformance including rounding modes and gradual underflow, and instruction-level concurrency with the host CPU. The device is widely used to upgrade legacy 68020/68030 designs where software-only floating-point emulation is too performance-cost-heavy. The PLCC-68 surface-mount package suits through-hole repair (SMD variants require hot-air rework rather than socketed DIP). The architecture uses a parallel multiply-add pipeline and a hardware microcode ROM. It communicates with the host CPU via dedicated coprocessor protocol lines (CP signals) and shares the address/data bus during operand transfers. Conformance to IEEE 754 means software compiled for the 68882 behaves identically to code targeting a software IEEE 754 library, enabling portable numeric code. Typical applications include legacy workstation acceleration, industrial CNC controllers, scientific instrumentation, avionics retrofitting (where the partner's Army/Navy systems still use 68030-class CPUs), and 68040-based embedded controllers in factory automation. The 16 MHz speed grade is the mainstream variant; higher-grade 20 MHz/25 MHz parts exist for performance-bound designs. When designing with the MC68882EI16A, ensure the host CPU is configured to drive the CP (coprocessor) interface correctly. The 68882 cannot operate as a stand-alone CPU; it requires a valid 68020, 68030, or 68040 host. Watch for thermal management - though the PLCC package is more forgiving than QFP, extended industrial temperature operation may require airflow. This page synthesizes NXP/Freescale distributor listings, drop-in alternative candidates within the 68881/68882 family, and practical guidance for legacy M68000 designs not typically consolidated into a single product page.

Devis Contact
MC68882EI16AR - 16 MHz HCMOS FPU Co-Processor | NXP 68-PLCC
MC68882EI16AR

MC68882EI16AR - 16 MHz HCMOS FPU Co-Processor | NXP 68-PLCC

The NXP (formerly Motorola/Freescale) MC68882EI16AR is a HCMOS enhanced floating-point co-processor designed to pair with the MC68020 or MC68030 MPU family, delivering IEEE 754 single- and double-precision arithmetic in hardware at 16 MHz clock speed in a 68-pin PLCC package. A floating-point unit (FPU), also called a math co-processor or numeric co-processor, is a specialized integrated circuit that accelerates floating-point arithmetic operations - addition, subtraction, multiplication, division, square root and transcendental functions - far beyond the throughput of a general-purpose integer CPU. The MC68882 sits on the M68000 family bus as a companion to the host CPU, offloading scalar and vector floating-point work via the standardized M68000 co-processor interface. Synonyms include FPU, floating-point accelerator, math co-processor, and numeric processor; hierarchy: FPU -> math co-processor -> specialized IC -> integrated circuit -> semiconductor. Key features include IEEE 754 compliant single (32-bit) and double (64-bit) precision, extended (80-bit) precision registers, full 8 80-bit data registers, support for the M68000 co-processor interface, and pin/functional compatibility with the broader MC68882 family. The 'E' industrial temperature grade spans -40C to +85C, the 'I' indicates the 16 MHz speed grade, and the 'AR' suffix denotes a tape-and-reel PLCC package for surface-mount assembly. Architecturally, the MC68882 uses a hardwired control unit rather than microcode, a fully pipelined floating-point execution core, and conforms to the IEEE 754-1985 standard including denormalized numbers, four rounding modes, and full trap handling. It communicates with the host MPU through dedicated M68000 co-processor protocol signals including FCOFC, FCIACK, FDOFC, and FDIACK. Typical applications include workstation-class numeric computing, CAD/CAM systems, scientific instrumentation, real-time signal processing where floating-point precision is required, and legacy M68000 platform upgrades. The part is also broadly present in industrial embedded controllers, avionics (where still qualified), and military retrofit programs that depend on the long-lifecycle 68k ecosystem. When designing with this co-processor, ensure the host MPU is configured to drive the M68000 co-processor handshake lines and that bus arbitration timing matches the 16 MHz clock. Note that the MC68882 is a mature EOL/NRND part; confirm long-term availability with NXP franchised distributors before committing to new designs. This page synthesizes distributor pricing, drop-in alternative candidates, and design considerations for legacy 68k systems not consolidated on a single OEM product page.

Devis Contact
MC68882EI20A - 20MHz FPU Coprocessor for 68020 | NXP
MC68882EI20A

MC68882EI20A - 20MHz FPU Coprocessor for 68020 | NXP

The NXP MC68882EI20A is a 20 MHz floating-point unit (FPU) co-processor designed for use with the Motorola 68020 (MC68020) and 68030 (MC68030) microprocessors in a 68-pin PLCC (24.21x24.21 mm) package. It executes IEEE 754 single-precision, double-precision, and extended-precision floating-point arithmetic, delivering full hardware acceleration of transcendental functions (sine, cosine, logarithm, exponent) alongside the standard add, multiply, divide, and square-root operations. The device is qualified to operate over an industrial temperature range of -40 C to +85 C. A floating-point unit (FPU) coprocessor is a dedicated processor that offloads floating-point arithmetic from the main CPU, allowing the host processor to continue executing integer instructions in parallel. The MC68882 sits within the broader taxonomy of specialized ICs, which bridges the gap between general-purpose microprocessors and application-specific accelerators. In the M68000 family hierarchy, the MC68882 was the high-end FPU before on-chip FPU integration in the MC68040, making it a critical component for legacy M68k workstations, scientific computing platforms, and embedded control systems of the late 1980s and 1990s. Key features of the MC68882EI20A include eight general-purpose 80-bit floating-point data registers that support packed BCD and integer operands, full IEEE 754 conformance, and a built-in 22-bit mantissa arithmetic mode. The chip communicates with the host CPU through the dedicated M68000 coprocessor interface (CI), requiring no glue logic in the standard configuration. Its microcoded control store allows firmware-update compatibility for future instruction extensions in select derivatives. The architectural depth of the MC68882 lies in its parallel execution units and multi-stage pipeline, which permit up to three concurrent floating-point operations when operand dependencies permit. Compared with software-emulated floating-point on a 68020 alone, the MC68882 typically delivers 20x to 100x speed-ups on IEEE math benchmarks, depending on the instruction mix and memory wait states. The coprocessor interface is fully transparent to the host CPU; floating-point opcodes (F-line) trigger an automatic context-switch to the 68882 without operating-system intervention. Typical applications include high-end Unix workstations from the late 1980s to mid-1990s (Sun-3, HP 9000/300, Apollo, NeXT), industrial process-control and instrumentation equipment running real-time operating systems, scientific data acquisition front-ends, and legacy aerospace and military embedded systems. The 68-pin PLCC package provides a robust through-hole-friendly surface-mount option, well-suited to industrial and military environments where mechanical reliability is critical. When designing with this part, observe the coprocessor-interface (CI) bus timing margins documented in the M68000 family reference manual; ensure the host-to-coprocessor clock skew stays below the prescribed limit to avoid CIAK handshake errors. Decouple the VCC pins with a 0.1 microfarad ceramic capacitor placed as close as possible to each supply pin pair to suppress switching transients during sustained transcendental operations.

Devis Contact
MC68882EI25A - 25 MHz HCMOS FPU Coprocessor | NXP / Motorola
MC68882EI25A

MC68882EI25A - 25 MHz HCMOS FPU Coprocessor | NXP / Motorola

The NXP / Motorola MC68882EI25A is a 25 MHz HCMOS Enhanced Floating-Point Coprocessor (FPU) for the MC68020/MC68030 32-bit microprocessor family, housed in a 68-pin PLCC (Plastic Leaded Chip Carrier) package with J-leads and a 24.21 mm x 24.21 mm body. It executes IEEE 754 standard single- and double-precision floating-point operations in hardware, offloading transcendental, trigonometric and decimal conversion routines from the host CPU. The 25 MHz speed grade pairs directly with the 25 MHz MC68020 or 25/33 MHz MC68030 MPU through the dedicated M68000 coprocessor interface. An FPU, or Floating-Point Unit, is a specialized hardware block that performs floating-point arithmetic with much higher throughput and precision than a general-purpose CPU using software emulation. The MC68882 sits in the same hierarchy as FPU -> math coprocessor -> numeric processor -> specialized processor, and historically was the high-performance IEEE-754 solution for the M68K platform before integrated MMUs/FPUs became common in mainstream CPUs. Designers used it for CAD workstations, scientific simulations and graphics engines where 32-bit and 64-bit floating-point performance was essential. Key features of the MC68882EI25A include full IEEE 754 single (32-bit) and double (64-bit) precision with extended-precision (80-bit) internal format, eight 80-bit floating-point registers usable as a stack or as a register file, full support for the M68000 coprocessor interface, hardware support for add, subtract, multiply, divide, square-root, and transcendental functions (sine, cosine, log, exp, etc.), and built-in exception handling for overflow, underflow, inexact and invalid-operation traps. The 25 MHz rating matches the 25 MHz MC68020FN25 host CPU clock. Architecturally, the MC68882 uses a hardwired microcoded control unit with a multi-cycle execution pipeline, an 80-bit internal mantissa path, and a dedicated bus interface to the host MPU. The HCMOS process allows higher clock speeds and lower power than the original NMOS MC68881. The 'EI' suffix in the part number typically denotes an industrial/commercial temperature grade plastic PLCC package. Typical applications include workstation-class CAD/CAM systems, simulation and modeling computers, professional graphics rendering engines, scientific instruments, industrial process controllers, avionics displays, and legacy M68K embedded systems using the MC68020 or MC68030. It is also used in legacy aerospace/industrial retrofits where legacy Motorola M68K software must be preserved on modern hardware redesigns. Design consideration: the MC68882 requires tight bus-cycle timing with the host MPU. Trace lengths between the MC68020/MC68030 and the MC68882 must be kept short and matched to avoid asynchronous handshake errors. Decoupling capacitors must be placed very close to each PLCC power pin. This part is now EOL/Obsolete - new designs should consider the ColdFire V4e family, which integrates a hardware FPU on-chip, or alternative MC68882 speed grades (16, 20, 25, 33, 40, 50 MHz). This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found on a single manufacturer datasheet. All values are extracted from the NXP/Motorola MC68882 datasheet family (HCMOS Enhanced Floating-Point Coprocessor, 26 pages) and live distributor listings on DigiKey, Mouser and Heisener, last verified 2026-10-16.

Devis Contact
MC68882EI25AR - 25MHz 68882 FPU Co-Processor | 68-PLCC
MC68882EI25AR

MC68882EI25AR - 25MHz 68882 FPU Co-Processor | 68-PLCC

The NXP MC68882EI25AR is a 25 MHz floating-point unit (FPU) co-processor in the Motorola M68000 family, packaged in a 68-pin PLCC (Plastic Leaded Chip Carrier) measuring 24.21 x 24.21 mm. It functions as a dedicated math co-processor that pairs with an M68000-series CPU (e.g., MC68020, MC68030, MC68040) to offload IEEE 754 single- and double-precision floating-point arithmetic, dramatically accelerating numerical workloads versus software emulation on the host CPU. The part is specified for a 5 V nominal supply (4.75 V to 5.25 V operating range) and a commercial 0C to +70C temperature grade. An FPU co-processor is a specialized processor that works in lockstep with a host CPU to execute floating-point instructions in hardware rather than emulating them in software. Within the M68000 ecosystem hierarchy, the MC68882 sits beside the host CPU as an M-class co-processor (companion chip), falling under the broader categories of math co-processor -> co-processor -> specialized IC -> microprocessor peripheral. By handling transcendental functions (sine, cosine, log, exp), IEEE 754 arithmetic, and packed BCD, the 68882 delivered workstation-class numeric performance to 68k-based systems such as the Amiga, Atari, early Macintosh, and various industrial/embedded controllers. Key features include hardware IEEE 754 single and double precision, eight 80-bit floating-point registers organized as a stack with renaming, fully concurrent execution with the host CPU through the M68000 coprocessor interface, and support for the complete M68000 family F-line instruction set including FMOV, FADD, FMUL, FDIV, FSIN, FCOS, FLOG and FEXP. The 25 MHz suffix (-25) corresponds to a 25 MHz system-clock operation. The PLCC-68 surface-mount package retains the traditional J-lead footprint for easy socket replacement on legacy boards. The 68882 architecture consists of an instruction-decoder/prefetch unit, an FPU execution datapath, an 80-bit register file, and a bus interface that communicates with the host CPU through the M68000 coprocessor protocol. Unlike modern integrated FPUs, the 68882 occupies a separate socket and is invisible to software once configured - the host CPU decodes F-line opcodes and dispatches them to the co-processor transparently. Internal pipeline overlap allows the host and FPU to run concurrently, hiding latency. Typical applications include legacy M68020/M68030 workstation upgrades (Amiga 3000/4000, Atari TT/Falcon, early Mac II/Quadra via PDS cards), industrial-control retrofit boards requiring floating-point acceleration, vintage computer restoration projects, and educational/emulation environments studying 68k architecture. Because the part is now in the obsolete/EOL category, it is most often sourced for maintenance of installed bases rather than new design. A key design consideration when working with this part is that the 68882 must be clocked at the same frequency as, or in lockstep with, the host M68000 CPU; mismatch causes timing violations on the coprocessor handshake. Because the part is obsolete, second-source and franchised stocking distributors are the primary supply channel. Designers should always verify lot traceability and request a manufacturer certificate of conformance when procuring. This page synthesizes current distributor pricing, parametric comparison with same-family variants, and practical sourcing/design notes not found in the original Motorola/NXP datasheet alone.

Devis Contact