EPC27TC32N vs EPC2-TI32 Comparaison

Comparaison détaillée côte à côte de EPC27TC32N par Altera et EPC2-TI32 par Altera. Comparez les spécifications clés, les paramètres électriques, le conditionnement, le statut de cycle de vie, les prix et la disponibilité pour déterminer le meilleur composant pour vos exigences de conception.

Comparaison des spécifications

Paramètre EPC27TC32N EPC2-TI32
Marque Altera Altera
Catégorie FPGA & CPLD Memory ICs
Statut du cycle de vie Unknown Obsolete
Statut du stock In Stock In Stock
Prix unitaire (USD) $0,00 $9,75
Product Type Configuration device for SRAM-based LUT devices —
Manufacturer Altera —
Target Logic Type SRAM-based LUT devices —
Configuration Memory Capacity [DATA_NEEDED: configuration memory capacity] —
Configuration Interface [DATA_NEEDED: configuration interface] —
Programming Mode [DATA_NEEDED: programming mode] —
Supported FPGA Families [DATA_NEEDED: supported FPGA families] ACEX 1K, APEX 20K, APEX II, Arria GX, Cyclone, Cyclone II
Operating Voltage [DATA_NEEDED: operating voltage] —
Clock Frequency [DATA_NEEDED: clock frequency] —
Configuration Startup Time [DATA_NEEDED: configuration startup time] —
Température de fonctionnement [DATA_NEEDED: operating temperature] [DATA_NEEDED: Operating temperature range]
Boîtier [DATA_NEEDED: package] 32-pin TQFP (7x7 mm)
Nombre de broches [DATA_NEEDED: pin count] —
Type de montage [DATA_NEEDED: mounting type] Surface Mount
Package Dimensions [DATA_NEEDED: package dimensions] —
Statut RoHS [DATA_NEEDED: RoHS status] [DATA_NEEDED: RoHS status]
REACH Status [DATA_NEEDED: REACH status] —
AEC-Q100 Qualification [DATA_NEEDED: AEC-Q100 qualification] —
Lead-Free Status [DATA_NEEDED: lead-free status] —
Halogen-Free Status [DATA_NEEDED: halogen-free status] —
Conflict-Mineral Status [DATA_NEEDED: conflict-mineral status] —
Type de mémoire — In-System Programmable Configuration PROM
Taille de mémoire — 1.6 Mbit
Interface — Serial configuration, 10 MHz
Tension d'alimentation — 3.3 V
I/O Tolerance — 5 V tolerant
Programming Interface — JTAG (IEEE 1149.1)
Configuration Pins — nCONFIG, nSTATUS, CONF_DONE (open-drain)
Multi-Device Daisy-Chain Support — Yes
Lead-Free — [DATA_NEEDED: Lead-free status]
Niveau MSL — [DATA_NEEDED: MSL rating]

Fiches techniques et ressources

Parcourir tous les produits Créer un BOM Demander un devis