EPM9560RC240-15N vs EPM9560RC240-15C Comparaison
Comparaison détaillée côte à côte de EPM9560RC240-15N par Altera et EPM9560RC240-15C par Intel. Comparez les spécifications clés, les paramètres électriques, le conditionnement, le statut de cycle de vie, les prix et la disponibilité pour déterminer le meilleur composant pour vos exigences de conception.
Comparaison des spécifications
| Paramètre | EPM9560RC240-15N | EPM9560RC240-15C |
|---|---|---|
| Marque | Altera | Intel |
| Catégorie | FPGA & CPLD | FPGA & CPLD |
| Statut du cycle de vie | NRND | Obsolete |
| Statut du stock | In Stock | In Stock |
| Prix unitaire (USD) | $27,85 | $0,00 |
| Series | MAX 9000 | — |
| Family | MAX 9000 (third-generation Multiple Array MatriX) | MAX 9000 |
| Usable Gates | 12,000 | 12,000 |
| Macrocells | 560 | 560 |
| Logic Array Blocks (LABs) | 35 | — |
| Maximum User I/O Pins | 216 | — |
| Pin-to-Pin Propagation Delay (tPD) | 15 ns | — |
| Internal Counter Frequency (fCNT) | 145 MHz | — |
| Global Setup Time (tFSU) | [DATA_NEEDED: tFSU for -15 grade] | — |
| Clock-to-Output Time (tFCO) | [DATA_NEEDED: tFCO for -15 grade] | — |
| Tension d'alimentation | 5.0 V | 5.0 V |
| Logic Family | CMOS (EEPROM-based) | — |
| Programmability | In-system programmable (IEEE 1532/JTAG) | — |
| Boundary-Scan Test | JTAG (IEEE 1149.1) | — |
| Température de fonctionnement | 0C to +70C (Commercial) | 0C to +70C (Commercial) |
| Boîtier | RQFP-240 (240-pin Plastic Quad Flat Pack) | 240-pin RQFP (PowerQuad II) |
| Type de montage | Surface Mount | Surface Mount |
| Statut RoHS | [DATA_NEEDED: RoHS compliance - older Altera RQFP part] | [DATA_NEEDED: RoHS status] |
| Device Type | — | EEPROM-based CPLD |
| Logic Array Blocks | — | 20 |
| User I/O Pins | — | 187 |
| Maximum Internal Frequency | — | 117.6 MHz |
| Propagation Delay (tPD) | — | 15 ns |
| Operating Voltage Range | — | 3.3 V or 5 V |
| Terminal Pitch | — | 0.5 mm |
| Configuration Technology | — | EEPROM (non-volatile) |
| In-System Programmability | — | Yes (ISP via JTAG) |
| JTAG Interface | — | IEEE 1149.1 boundary-scan |
| Process Technology | — | CMOS |
| Niveau MSL | — | [DATA_NEEDED: MSL level] |