M68LC302CAF20VCT-FR vs MC68LC302AF16CT Comparaison

Comparaison détaillée côte à côte de M68LC302CAF20VCT-FR par NXP Semiconductors et MC68LC302AF16CT par NXP Semiconductors. Comparez les spécifications clés, les paramètres électriques, le conditionnement, le statut de cycle de vie, les prix et la disponibilité pour déterminer le meilleur composant pour vos exigences de conception.

NXP Semiconductors
M68LC302CAF20VCT-FR M68LC302CAF20VCT-FR - 20MHz M68000 MPU w/ CPM, 100-LQFP | NXP

M68LC302CAF20VCT-FR - 20MHz M68000 MPU w/ CPM, 100-LQFP | NXP

M68LC302CAF20VCT-FR Nrnd
NXP Semiconductors
MC68LC302AF16CT MC68LC302AF16CT - 16MHz 68K Multiprotocol Processor | NXP | 100-LQFP

MC68LC302AF16CT - 16MHz 68K Multiprotocol Processor | NXP | 100-LQFP

MC68LC302AF16CT ✗ Fin de vie

Comparaison des spécifications

Paramètre M68LC302CAF20VCT-FR MC68LC302AF16CT
Marque NXP Semiconductors NXP Semiconductors
Catégorie Microcontrollers Microcontrollers
Statut du cycle de vie NRND Fin de vie
Statut du stock In Stock In Stock
Prix unitaire (USD) $9,95 $22,10
Core Processor M68000 (8/16-Bit) M68000 (static, 8/16-bit bus selectable)
Number of Cores / Bus Width 1 Core, 8/16-Bit —
Speed 20 MHz —
Series M683xx —
Co-Processors / DSP Communications; RISC CPM —
RAM Controllers DRAM —
Graphics Acceleration No —
Display & Interface Controllers No —
Boîtier 100-LQFP (14x14 mm), 0.5 mm pitch 100-LQFP (14 mm x 14 mm), surface mount
Type de montage Surface Mount Surface Mount
Supplier Device Package 100-LQFP (14x14) —
Tension d'alimentation 5 V —
Température de fonctionnement -40C to +85C 0C to +70C (commercial, 'C' suffix indicated by CT)
Niveau MSL 3 (per JEDEC J-STD-020) —
Shipping Option Tray, lead-free (T-FR suffix) —
Statut RoHS Compliant (lead-free -FR variant) [DATA_NEEDED: RoHS compliance]
Core Architecture — M68000 (m68k family, CISC)
Number of Cores — 1
Bus Width — 8/16-bit (selectable at reset)
Operating Frequency — 16 MHz
Co-Processor / DSP — RISC Communications Processor Module (CPM)
Serial Communication Channels — 3 full-duplex channels supporting HDLC/SDLC, async, BISYNC, transparent
Baud-Rate Generators — 2 dedicated BRGs (baud-rate generators)
On-chip DMA Controller — Yes (2-channel DMA with descriptor ring)
DRAM Controller — Yes, with on-chip refresh logic
Instruction Cache — [DATA_NEEDED: instruction cache size]
On-chip RAM — [DATA_NEEDED: on-chip SRAM size]
Operating Voltage Core — 5 V (typical)
Part Status — Not For New Designs (per distributor sourcing records)
Lead Free — [DATA_NEEDED: lead-free status]

Fiches techniques et ressources

Parcourir tous les produits Créer un BOM Demander un devis