74AHC00D118 - Quad 2-Input NAND Gate SOIC-14 | Nexperia
Référence : 74AHC00D118 ✓ Actif| Qté | Prix unitaire | Total |
|---|---|---|
| 1 | $0.67 | $0,67 |
| 10 | $0.56 | $5,60 |
| 100 | $0.42 | $42,00 |
| 500 | $0.31 | $155,00 |
| 1 000 | $0.24 | $240,00 |
| 2 500 | $0.19 | $475,00 |
74AHC00D118 Présentation
A NAND gate is one of the three elementary logic primitives (alongside AND and OR) from which any Boolean function can be constructed. The 74AHC00 implements the Boolean complement of AND: the output is logic-low only when both inputs are high. Because NAND and NOR are functionally complete, the 74AHC00 can be wired to build AND, OR, XOR, latches, SR flip-flops, and oscillators with the addition of discrete RC components. Within the 74-series taxonomy, the 74AHC00 sits between 74HC (HC MOS, low-power) and 74LVC (low-voltage CMOS, 1.65 V minimum), offering a speed/power balance tuned for 3.3 V and 5 V mixed-rail designs.
Key differentiating features of the 74AHC00 include Schmitt-trigger inputs on all gates for slow or noisy edges, ±8 mA balanced output drive that can directly switch LEDs or small relays, 5 V tolerant inputs when powered from 3.3 V, and CMOS-compatible rail-to-rail output swing. JLCPCB records an input threshold range of 500 mV to 1.65 V (approximately VIL/VIH over the supply range) and a propagation delay of 7.5 ns at 5 V into 50 pF, making the part well suited to glue logic where propagation delay is acceptable up to tens of MHz.
The 74AHC00 uses an advanced sub-micron CMOS process with internal ESD protection diodes on every pin and a standard CMOS totem-pole output structure. Designers should observe the 74-series input-voltage absolute maximum of 7 V even when VCC is below 5 V, and use a 0.1 µF ceramic decoupling capacitor within 5 mm of the VCC pin. The 14-SO (SOIC-14 narrow-body, JEDEC SOT108) package with its industry-standard pinout has remained unchanged for decades, allowing drop-in compatibility with HC, HCT, LVC, and AHC variants.
Typical applications include 5 V microcontroller glue logic, oscillator and debouncer circuits, control logic in industrial PLCs and instrumentation, handheld battery-powered devices, and white-goods user-interface panels where a single SOIC-14 replaces multiple discrete gates. Designers appreciate the combination of TTL-compatible inputs, low quiescent current, and industrial temperature range when porting legacy 74HC designs to AHC for higher speed.
When designing with the 74AHC00, observe CMOS handling precautions (ESD-sensitive; store in conductive foam) and add a 0.1 µF decoupling capacitor on VCC. For new 3.3 V-only designs, consider 74LVC00 for even lower power and wider VCC range; for 5 V-only legacy ports with TTL-threshold inputs, 74HCT00 is a closer electrical match. The page below synthesizes distributor pricing, drop-in alternatives, and practical design notes that go beyond the manufacturer datasheet, helping engineers select and source the correct quad 2-input NAND gate quickly.
Alternatives de remplacement direct pour 74AHC00D118 — même boîtier, compatible broche à broche. Les références à boîtier différent nécessitant une retouche du PCB sont exclues.
Outil de comparaison rapide — sélectionnez des références alternatives pour une comparaison côte à côte :
74HC00D,118
✅ Remplacement direct📋 Alternative de référence (hors catalogue)
74HCT00D,118
✅ Remplacement direct📋 Alternative de référence (hors catalogue)
74AHC00D-Q100,118
✅ Remplacement direct📋 Alternative de référence (hors catalogue)
SN74AHC00DR
✅ Remplacement direct📋 Alternative de référence (hors catalogue)
MC74VHC00DR2G
✅ Remplacement direct📋 Alternative de référence (hors catalogue)
74AHC00D118 Valeurs maximales et caractéristiques électriques
| Fonction | Quad 2-input NAND gate |
| Number of Gates | 4 |
| Number of Inputs per Gate | 2 |
| Number of Channels | 4 |
| Logic Family | 74AHC (Advanced High-speed CMOS) |
| Supply Voltage (VCC) | 2.0 V to 5.5 V |
| Plage de tension d'entrée | 0 V to 5.5 V (5 V tolerant) |
| Input Threshold Range | 500 mV to 1.65 V |
| Output Current (IOH/IOL) | ±8 mA (source/sink balanced) |
| Propagation Delay (tpd) | 7.5 ns at 5 V, 50 pF |
| Quiescent Current (ICC) | 2 µA maximum |
| Température de fonctionnement | -40 °C to +125 °C |
| Boîtier | SOIC-14 (SOT108), narrow-body |
| Type de montage | Surface Mount |
| Statut RoHS | Compliant |
Configuration des broches de 74AHC00D118
| Broche 1 | 1A — Gate 1, input A |
| Broche 2 | 1B — Gate 1, input B |
| Broche 3 | 1Y — Gate 1, output (NAND of 1A and 1B) |
| Broche 4 | NC — Not connected (per datasheet) |
| Broche 5 | NC — Not connected (per datasheet) |
| Broche 6 | NC — Not connected (per datasheet) |
| Broche 7 | GND — Ground (0 V reference) |
| Broche 8 | 2Y — Gate 2, output (NAND of 2A and 2B) |
| Broche 9 | 2A — Gate 2, input A |
| Broche 10 | 2B — Gate 2, input B |
| Broche 11 | 3Y — Gate 3, output (NAND of 3A and 3B) |
| Broche 12 | 3A — Gate 3, input A |
| Broche 13 | 3B — Gate 3, input B |
| Broche 14 | VCC — Supply voltage (2.0 V to 5.5 V) |
Applications typiques
74AHC00D118 convient pour 6 applications: 5V Microcontroller Glue Logic, RC Oscillator and Clock Generator, Industrial PLC Logic Interface, Battery-Powered Handheld Devices, Switch Debouncer and Signal Cleaner, White Goods and Appliance User Interface.
5V Microcontroller Glue Logic
The 74AHC00D118's TTL-compatible CMOS inputs and ±8 mA balanced drive make it a natural fit for 5V microcontroller I/O expansion and signal inversion. Drop one SOIC-14 between an MCU and a sensor array to combine interrupt lines, debounce mechanical switches with a small RC, or invert logic-level enables for downstream peripherals. With 7.5 ns propagation delay at 5V into 50 pF, the gate easily keeps pace with 8-16 MHz MCU GPIO toggling, and the 2 µA quiescent current ensures negligible impact on sleep-mode power budgets. Pairing the 74AHC00 with a STM32 or PIC18 lets engineers replace a handful of discrete transistors with a single quad-gate IC. For 3.3V-only designs, the same SOIC-14 footprint accepts 74LVC00 for slightly lower power; the 74AHC00 is the right choice when 5V tolerance on inputs is needed from a 3.3V MCU.
Recommandé
RC Oscillator and Clock Generator
Wiring a single 74AHC00D118 gate as a Schmitt-trigger inverter with two external resistors and one capacitor produces a stable RC relaxation oscillator for low-cost clock generation, LED flasher circuits, and tone generators. Because the AHC inputs include Schmitt-trigger hysteresis, the oscillator tolerates noisy supplies and slow RC edges without chatter; typical oscillation reaches 1-4 MHz with standard CMOS RC values. Two of the four gates can form the oscillator while the remaining two invert or buffer the output to a clean square wave, replacing a dedicated 555 timer in many applications. Designers should keep the RC time constant above ~50 ns to ensure clean transitions and place a 0.1 µF decoupling capacitor within 5 mm of the VCC pin for jitter-free operation.
Recommandé
Industrial PLC Logic Interface
The 74AHC00D118's -40 °C to +125 °C industrial temperature range and ±8 mA drive qualify it for industrial PLC I/O modules, machine-control signal conditioning, and 24V-interface logic translation. The wide supply range of 2.0-5.5 V enables single-rail 3.3 V logic design that still tolerates 5 V inputs from upstream 24V-to-5V opto-isolated signals. In PLC backplanes the four gates provide latch decoding, AND-OR logic combination, or SR-latch elements for alarm memory. Nexperia's reputation for automotive-grade reliability and the part's RoHS compliance simplify CE/UL certification paperwork. Pair with a wide-Vin LDO such as TPS7A4701-style regulators or simple linear regulators to derive 3.3 V from 24 V field rails.
Recommandé
Battery-Powered Handheld Devices
With a 2 µA quiescent current and 2.0 V minimum supply, the 74AHC00D118 is well-suited to 2x AA or coin-cell powered handhelds where every microamp matters in standby. Drop a single gate as a power-rail switch controller, wake-up signal inverter, or button-press debouncer that activates only when the host MCU is awake. The CMOS input thresholds preserve noise immunity down to 1.8 V for end-of-battery-life operation, and the small SOIC-14 footprint occupies only ~20 mm² of board area. Compared with discrete BJT inverters, the AHC quad gate halves the BOM count and offers matched propagation across all four channels. For ultra-low-power designs below 1 µA standby, consider the 74LVC00 family, but for 5V-tolerant battery-charging interface signals the AHC remains preferred.
Recommandé
Switch Debouncer and Signal Cleaner
A single 74AHC00D118 gate configured with an RC low-pass filter and Schmitt-trigger feedback forms a hardware debouncer that eliminates mechanical-switch bounce without software overhead. The remaining three gates debounce additional buttons or clean up noisy sensor signals on the same PCB. Schmitt-trigger action inside the AHC input stage rejects sub-100 mV noise bursts, ensuring a single clean transition per switch closure. This offloads interrupt-handling from the host MCU, reducing firmware complexity and improving reliability in automotive, white-goods, and industrial control panels where switch bounce causes false triggers. The SOIC-14 footprint lets designers place the debouncer physically adjacent to its switch connector for best noise immunity.
Recommandé
White Goods and Appliance User Interface
Washing machines, dishwashers, and ovens routinely use 74AHC00-style quad NAND gates to encode button matrices, drive relay control signals, and multiplex LED indicators. The 74AHC00D118's industrial temperature rating, RoHS compliance, and stable supply across dips make it a workhorse in these cost-sensitive volume applications. Pair each gate with a small NPN transistor to switch a 12V relay coil, or directly drive LED indicators through current-limit resistors. The wide 2.0-5.5 V supply accepts both 3.3 V and 5 V MCU rails commonly used in modern white-goods controllers, allowing a single SKU across product families. Nexperia's long-term supply commitment and dual sourcing through Toshiba and TI further reduce obsolescence risk for appliance OEMs shipping 7-10 year product cycles.
Recommandé
Récapitulatif des produits recommandés
Données de référence d'ingénierie pour 74AHC00D118 — comparaison, recommandations de conception et informations de conformité.
Guide de sélection
Comparaison avec les alternatives
| Paramètre | Ce produit | 74HC00D,118 | 74HCT00D,118 | 74AHC00D-Q100,118 | SN74AHC00DR | MC74VHC00DR2G |
|---|---|---|---|---|---|---|
| Brand | Nexperia | Nexperia | Nexperia | Nexperia | Texas Instruments | onsemi |
| Package | SOIC-14 (SOT108) | SOIC-14 (SOT108) - same | SOIC-14 (SOT108) - same | SOIC-14 (SOT108) - same | SOIC-14 (D) - same footprint | SOIC-14 - same footprint |
| Logic Family | 74AHC | 74HC | 74HCT (TTL thresholds) | 74AHC (AEC-Q100) | 74AHC | 74VHC |
| Supply Voltage Range | 2.0 V to 5.5 V | 2.0 V to 6.0 V | 4.5 V to 5.5 V | 2.0 V to 5.5 V | 2.0 V to 5.5 V | 2.0 V to 5.5 V |
| Propagation Delay (tpd at 5V) | 7.5 ns | ~9 ns (+20% slower) | ~10 ns (+33% slower) | 7.5 ns (same) | ~7 ns (-7% faster) | 7.5 ns (same) |
| Output Drive (IOH/IOL) | ±8 mA | ±5.2 mA | ±4 mA | ±8 mA | ±8 mA | ±8 mA |
| Quiescent Current (ICC max) | 2 µA | 2 µA | 2 µA | 2 µA | 20 µA | 2 µA |
| Automotive Qualified | No (industrial grade) | No | No | Yes (AEC-Q100) | No | No |
| Operating Temperature | -40 °C to +125 °C | -40 °C to +125 °C | -40 °C to +125 °C | -40 °C to +125 °C | -40 °C to +85 °C | -40 °C to +125 °C |
Principaux différenciateurs
- Faster switching than legacy 74HC family (vs 74HC00D,118)
- Automotive-qualified drop-in option from same vendor (vs 74AHC00D-Q100,118)
- Cross-vendor second source from Texas Instruments (vs SN74AHC00DR)
- Higher output drive than 74HCT alternative (vs 74HCT00D,118)
Notes de conception
Place a 0.1 µF X7R ceramic decoupling capacitor within 5 mm of the VCC pin (pin 14) with a short, wide ground return to pin 7. The 74AHC00D118's 8 mA peak output current combined with fast 7.5 ns edges can inject significant supply transient current; the decoupling capacitor supplies this charge locally and prevents VCC droop that could otherwise couple into adjacent analog or RF circuitry. For designs with multiple 74AHC00 ICs on a board, one bulk 1-10 µF capacitor per supply rail plus per-IC 0.1 µF ceramics is recommended practice.
Never apply voltages above 5.5 V to VCC or above 5.5 V to any input pin (with respect to GND), even transiently, as this will forward-bias the input ESD protection diodes and may cause latch-up. Although the AHC family is specified for 2.0-5.5 V operation, exceeding 7 V absolute-maximum will permanently damage the part. Also remember that unused inputs MUST be tied to VCC or GND - never left floating - because floating CMOS inputs can drift into the linear region, drawing excessive supply current and causing output oscillation.
Although the SOIC-14 (SOT108) is a narrow-body 1.27 mm pitch package, observe standard JEDEC SOIC-14 land pattern dimensions (roughly 0.65 mm pad width, 0.40 mm pad length) for reliable reflow soldering. For hand-prototype work, SOIC-14 to DIP-14 breakout boards (e.g. SparkFun or Adafruit SOIC-to-DIP adapters) make the part usable on breadboards. Keep high-speed digital traces (clock edges faster than ~5 ns) short and avoid running them parallel to analog signal traces for more than a few millimeters to minimize capacitive crosstalk.
Although the 74AHC00D118 is a relatively slow 7.5 ns logic family, heavy capacitive loads (>50 pF) on the output extend rise/fall times and increase dynamic supply current. For loads between 50 pF and 200 pF, add a 22-100 Ω series resistor at the gate output to dampen transmission-line ringing and reduce ground-bounce noise. The AHC family's Schmitt-trigger inputs tolerate slow edges (≥1 µs) without chatter, so RC-filtered signals from sensors or long cables can be cleaned up reliably with a single gate without external hysteresis components.
Informations de conformité
RoHS and REACH compliant per Nexperia product page; non-automotive grade (choose 74AHC00D-Q100,118 for AEC-Q100). MSL Level 1 per JEDEC J-STD-020.
