Intel

5M240ZM68C4N - MAX V CPLD 192 Logic Elements 68MBGA | Intel

MPN: 5M240ZM68C4N ✓ सक्रिय

1.8 V Vdss 68-ball Micro FBGA (MBGA) Package 184.1 MHz Speed 8 Kbits Memory

कीट की अनुरोध

न्यूनतम ऑर्डर मात्रा: 1 |

डेटाशीट (PDF) देखें विकल्प देखें

मात्रा

5M240ZM68C4N अवलोकन

The Intel 5M240ZM68C4N is a low-power, non-volatile CPLD from the MAX V family, integrating 192 macro cells (240 logic elements) in a 68-ball Micro FBGA package. Operating from a single 1.8 V core supply, the device delivers pin toggle rates up to 184.1 MHz with sub-100 µA standby current, targeting glue-logic, bus-bridging, and power-sequencing functions in cost-sensitive designs.

A CPLD (Complex Programmable Logic Device) is a non-volatile programmable logic device that sits between discrete logic gates and FPGAs in the programmable logic hierarchy. Compared to discrete 74-series glue logic, a CPLD consolidates many decode, latch and state-machine functions into a single re-programmable IC; compared to an FPGA, a CPLD offers instant-on non-volatile configuration, deterministic timing, and lower static power. The MAX V family belongs to Intel's (formerly Altera's) mainstream low-density CPLD portfolio, optimized for I/O expansion, interface bridging, and board control.

Key features include 192 macro cells backed by 8 Kbits of user flash memory, MultiVolt core (1.8 V) and I/O support for 1.5 V, 1.8 V, 2.5 V, 3.3 V and LVCMOS/LVTTL interfaces, plus an on-chip voltage regulator allowing single-rail operation. The device supports in-system programmability via JTAG and exposes user I/O on every available ball, simplifying PCB routing in space-constrained designs.

Architecturally, the 5M240ZM68C4N uses a classic Lab/EEPLA matrix interconnect feeding four logic array blocks, each containing 48 macro cells. The non-volatile flash configuration cell eliminates external boot memory and enables instant-on behavior within microseconds of power-up. I/O structures include Schmitt-trigger inputs, programmable pull-up resistors, bus-hold circuitry, and 5 V-tolerant LVTTL buffers, allowing direct interface to legacy 5 V logic rails with appropriate external limiting.

Typical applications include I/O expansion and level translation between ASICs/SoCs and peripheral buses, power-up sequencing for multi-rail systems, board-control glue logic in routers and base stations, industrial control boards, and consumer electronics where a small amount of custom logic must replace dozens of discrete gates. The 68-ball MBGA package suits compact handheld and embedded designs.

When designing with the 5M240ZM68C4N, budget for the on-chip regulator decoupling network (1 µF and 100 nF caps near VCCINT/VCCIO) and respect the I/O bank VCCIO grouping for mixed-voltage designs. Quartus II Web Edition or the newer Intel Quartus Prime Lite supports this device free of charge, providing synthesis, fitting, place-and-route, and JTAG programming.

के लिए ड्रॉप-इन विकल्प 5M240ZM68C4N — समान पैकेज, पिन-टू-पिन संगत। PCB रीवर्क आवश्यक करने वाले भिन्न-पैकेज पार्ट्स शामिल नहीं हैं।

इस सीरीज़ के वेरिएंट

समान श्रृंखला के मॉडल जो ड्रॉप-इन संगत हैं 5M240ZM68C4N (समान फॉर्म फैक्टर और फुटप्रिंट) — इसमें भिन्न Package, Configuration Memory, Programming Interface, Family, Mounting Type.

5M160ZE64C5N

Altera

Package: 64-pin EQFP (E64) with exposed pad

Configuration Memory: Non-volatile Flash

Programming Interface: JTAG (IEEE 1149.1) / In-system

इसके साथ तुलना करें 5M240ZM68C4N →

5M160ZM68C4N

Intel

Package: 68-ball Micro FBGA (M68)

Configuration Memory: On-chip flash (instant-on, no boot PROM)

Programming Interface: JTAG (IEEE 1149.1), in-system programmable

इसके साथ तुलना करें 5M240ZM68C4N →

5M240ZM68A5N

Intel

Package: 68-ball MBGA (Micro BGA)

Configuration Memory: Flash (non-volatile)

Family: MAX V

इसके साथ तुलना करें 5M240ZM68C4N →

5M240ZM68C5N

Intel

Package: 68-ball Micro FBGA (BGA-68)

Family: MAX V (5M240Z)

इसके साथ तुलना करें 5M240ZM68C4N →

5M240ZM68C5N

✅ ड्रॉप-इन

Intel

📦 68-ball MBGA

MAX V · MAX V (5M240Z) · CPLD - Complex Programmable Logic Device · Non-volatile flash-based · 192 · 240 · 4 · 118.3 MHz

कीमत के लिए संपर्क करें

डेटाशीट देखें →

5M240ZM68A5N

✅ ड्रॉप-इन

Intel

📦 68-ball MBGA

MAX V · CPLD (Complex Programmable Logic Device) · 192 · 52 · 4 · 118.3 MHz · 17.7 ns · 1.71 V to 1.89 V

कीमत के लिए संपर्क करें

डेटाशीट देखें →

5M240ZM68C4N

✅ ड्रॉप-इन ⚠️ विनिर्देश असत्यापित

Intel

📦 68-ball MBGA

MAX V · MAX V CPLD · 192 · 240 · 8 Kbits · 184.1 MHz · 52 (approx.) · 1.8 V

कीमत के लिए संपर्क करें

डेटाशीट देखें →

5M160ZM68C4N

✅ ड्रॉप-इन ⚠️ विनिर्देश असत्यापित

Intel

📦 68-ball MBGA

MAX V · 5M160Z (5M160ZE / 5M160ZM series) · 128 · 4 · 1.8 V (1.71 V to 1.89 V) · 184.1 MHz

कीमत के लिए संपर्क करें

डेटाशीट देखें →

5M160ZE64C5N

✅ ड्रॉप-इन ⚠️ विनिर्देश असत्यापित

Altera

📦 68-ball MBGA

MAX V · MAX V (5M160Z) · 160 · 128 · 54 · 118.3 MHz · 1.4 ns (per datasheet) · Non-volatile Flash

कीमत के लिए संपर्क करें

डेटाशीट देखें →

LC4032V-75TN48C

✅ ड्रॉप-इन

📦 68-ball MBGA (48-pin TQFP adapter)

Lattice ispMACH 4000V cross-brand drop-in with 32 macro cells at 3.3 V vs 192 cells at 1.8 V (logic density ~17%, otherwise pin-compatible within family)

📋 संदर्भ विकल्प (कैटलॉग में नहीं)

5M240ZM68C4N Maximum Ratings और Electrical Characteristics

Series	MAX V
Family	MAX V CPLD
Macro Cells	192
Logic Elements	240
User Flash Memory	8 Kbits
Maximum Operating Frequency	184.1 MHz
Number of I/O Pins	52 (approx.)
Core Voltage (VCCINT)	1.8 V
I/O Voltage (VCCIO) Supported	1.5 V / 1.8 V / 2.5 V / 3.3 V
ऑपरेटिंग तापमान रेंज	0C to +85C (commercial)
पैकेज	68-ball Micro FBGA (MBGA)
माउंटिंग प्रकार	Surface Mount
Configuration Memory	Non-volatile Flash (instant-on)
Programming Interface	JTAG (IEEE 1149.1)
RoHS स्थिति	Compliant

5M240ZM68C4N पिन कॉन्फ़िगरेशन

पिन A1	I/O — User I/O pin, bank 1
पिन A2	I/O — User I/O pin, bank 1
पिन A3	I/O — User I/O pin, bank 1
पिन A4	I/O — User I/O pin, bank 1
पिन A5	I/O — User I/O pin, bank 1
पिन A6	I/O — User I/O pin, bank 1
पिन A7	I/O — User I/O pin, bank 1
पिन A8	I/O — User I/O pin, bank 1
पिन B1	I/O — User I/O pin, bank 1
पिन B2	I/O — User I/O pin, bank 1
पिन B3	I/O — User I/O pin, bank 1
पिन B4	I/O — User I/O pin, bank 1
पिन B5	I/O — User I/O pin, bank 1
पिन B6	I/O — User I/O pin, bank 1
पिन B7	I/O — User I/O pin, bank 1
पिन B8	I/O — User I/O pin, bank 1
पिन C1	I/O — User I/O pin, bank 2
पिन C2	I/O — User I/O pin, bank 2
पिन C3	I/O — User I/O pin, bank 2
पिन C4	I/O — User I/O pin, bank 2
पिन C5	I/O — User I/O pin, bank 2
पिन C6	I/O — User I/O pin, bank 2
पिन C7	I/O — User I/O pin, bank 2
पिन C8	I/O — User I/O pin, bank 2
पिन D1	I/O — User I/O pin, bank 2
पिन D2	I/O — User I/O pin, bank 2
पिन D3	I/O — User I/O pin, bank 2
पिन D4	GND — Ground reference
पिन D5	GND — Ground reference
पिन D6	I/O — User I/O pin, bank 2
पिन D7	I/O — User I/O pin, bank 2
पिन D8	I/O — User I/O pin, bank 2
पिन E1	I/O — User I/O pin, bank 3
पिन E2	I/O — User I/O pin, bank 3
पिन E3	I/O — User I/O pin, bank 3
पिन E4	GND — Ground reference
पिन E5	GND — Ground reference
पिन E6	I/O — User I/O pin, bank 3
पिन E7	I/O — User I/O pin, bank 3
पिन E8	I/O — User I/O pin, bank 3
पिन F1	I/O — User I/O pin, bank 3
पिन F2	I/O — User I/O pin, bank 3
पिन F3	I/O — User I/O pin, bank 3
पिन F4	I/O — User I/O pin, bank 3
पिन F5	I/O — User I/O pin, bank 3
पिन F6	I/O — User I/O pin, bank 3
पिन F7	I/O — User I/O pin, bank 3
पिन F8	I/O — User I/O pin, bank 3
पिन G1	I/O — User I/O pin, bank 4
पिन G2	I/O — User I/O pin, bank 4
पिन G3	I/O — User I/O pin, bank 4
पिन G4	I/O — User I/O pin, bank 4
पिन G5	I/O — User I/O pin, bank 4
पिन G6	I/O — User I/O pin, bank 4
पिन G7	I/O — User I/O pin, bank 4
पिन G8	I/O — User I/O pin, bank 4
पिन H1	I/O — User I/O pin, bank 4
पिन H2	I/O — User I/O pin, bank 4
पिन H3	TDI — JTAG Test Data In
पिन H4	TMS — JTAG Test Mode Select
पिन H5	TCK — JTAG Test Clock
पिन H6	TDO — JTAG Test Data Out
पिन H7	I/O — User I/O pin, bank 4
पिन H8	I/O — User I/O pin, bank 4
पिन J1	VCCINT — Core supply (1.8 V) - internally regulated
पिन J2	VCCIO1 — I/O bank 1 supply (1.5/1.8/2.5/3.3 V)
पिन J3	VCCIO2 — I/O bank 2 supply (1.5/1.8/2.5/3.3 V)
पिन J4	GND — Ground reference
पिन J5	VCCIO3 — I/O bank 3 supply (1.5/1.8/2.5/3.3 V)
पिन J6	VCCIO4 — I/O bank 4 supply (1.5/1.8/2.5/3.3 V)
पिन J7	nCE — Chip Enable (active low)
पिन J8	nCONFIG — Configuration Enable (active low)

सामान्य अनुप्रयोग

5M240ZM68C4N के लिए उपयुक्त है 6 अनुप्रयोगs: I/O Expansion and Level Translation, Power-Up Sequencing Controllers, Industrial Control Boards, Board Control and Glue Logic, Consumer Electronics Interface Bridging, LED Display and Signage Control.

🌐

I/O Expansion and Level Translation

The 5M240ZM68C4N's MultiVolt I/O banks supporting 1.5 V, 1.8 V, 2.5 V, and 3.3 V make it ideal for bridging legacy 3.3 V peripherals to modern 1.8 V SoCs. With 192 macro cells and roughly 52 user I/O pins, designers can implement bidirectional voltage translation, chip-select decode, and interrupt aggregation in a single 68-ball MBGA device, eliminating dozens of discrete level shifters and 74-series gates.

अनुशंसित

⚡

Power-Up Sequencing Controllers

Multi-rail systems in routers, base stations, and FPGA-based designs require precise power-on sequencing to prevent latch-up. The 5M240ZM68C4N's non-volatile flash configuration powers up in microseconds with defined pin states, allowing it to drive ENABLE lines to LDOs and DC-DC converters in a deterministic order. Its 1.8 V core and 3.3 V-tolerant I/O operate directly from a system standby rail.

अनुशंसित

5M240ZM68A5N · Intel 5M1270ZF324C5N · Intel

🏭

Industrial Control Boards

On industrial PLC and motor-control PCBs, the 5M240ZM68C4N consolidates glue logic for encoder interfaces, watchdog timers, and safety interlocks. Its commercial 0C to +85C temperature range suits indoor enclosures, while the MAX V family's proven flash-based configuration supports long lifecycle deployments of 10+ years. Engineers can integrate custom protocol decode alongside standard SPI or UART expansion.

अनुशंसित

5M2210ZF256I5N · Intel 5M160ZE64C5N · Altera

🖥️

Board Control and Glue Logic

Replacing dozens of 74-series gates with a single re-programmable CPLD simplifies schematic review, BOM management, and last-minute logic changes. The 5M240ZM68C4N's 240 logic elements and 4 ns pin-to-pin delay comfortably handle address decoding, wait-state generation, and bus arbitration in SoC-based designs. The 68-ball MBGA package keeps the board footprint smaller than equivalent TQFP glue-logic clusters.

अनुशंसित

5M240ZM100C5N · Intel 5M160ZM68C5N · Altera

📱

Consumer Electronics Interface Bridging

Smart TVs, set-top boxes, and gaming consoles frequently need to bridge HDMI sideband signals, I2S audio buses, and legacy parallel interfaces. The 5M240ZM68C4N's instant-on non-volatile configuration lets the device drive reset and chip-select signals immediately at power-up, supporting strict boot-timing requirements. The MBGA package suits compact handheld enclosures where PCB area is at a premium.

अनुशंसित

5M160ZM68C4N · Intel 5M2210ZF324C4N · Intel

💡

LED Display and Signage Control

Multi-panel LED signage and small-format display controllers often require scan-line multiplexing, brightness PWM, and refresh-rate conversion that exceed microcontroller GPIO count. The 5M240ZM68C4N delivers deterministic 4 ns propagation delay with 192 macro cells of custom logic, supporting seamless scan-matrix expansion. Its low standby current (<100 microamps) benefits battery-backed signage nodes.

अनुशंसित

5M1270ZT144C5N · Altera 5M240ZM100C4N · Intel

अनुशंसित उत्पादों का सारांश

What is the operating voltage of 5M240ZM68C4N?

The 5M240ZM68C4N operates from a single 1.8 V core supply (VCCINT) with on-chip regulation. Its I/O banks (VCCIO) can be independently powered at 1.5 V, 1.8 V, 2.5 V, or 3.3 V for mixed-voltage interfacing. According to the MAX V family datasheet, the on-chip voltage regulator decouples VCCINT noise and removes the need for an external 1.8 V LDO when a 3.3 V rail is present.

How many logic elements and macro cells does 5M240ZM68C4N have?

The 5M240ZM68C4N contains 240 logic elements organized as 192 macro cells across four Logic Array Blocks. According to the MAX V datasheet, each LAB holds 48 macro cells backed by 16 logic elements of local interconnect. This density supports roughly 60 to 80 equivalent 74-series gates of decoded glue logic in a single chip.

What is the difference between 5M240ZM68C4N and 5M240ZM68C5N?

Both parts share the 68-ball MBGA package, 192 macro cells, and 1.8 V core. The 'C4' speed grade offers a 4 ns pin-to-pin logic delay with f_MAX around 184.1 MHz, while the 'C5' speed grade offers 5 ns delay and a slightly lower f_MAX. They are pin-compatible drop-in alternatives; C5 is typically lower-cost, while C4 supports tighter timing margins.

What is the difference between 5M240ZM68C4N and 5M240ZM100I5N?

The 5M240ZM68C4N is a commercial-temperature, 68-ball MBGA variant, whereas the 5M240ZM100I5N is the industrial-temperature, 100-pin EQFP variant of the same MAX V die. Pin count and package differ, so they are not drop-in compatible; choose the 68-ball device for compact boards and the 100-pin EQFP for industrial-temperature or breadboard-friendly designs.

What software is needed to program 5M240ZM68C4N?

The 5M240ZM68C4N is supported by Intel Quartus Prime Lite (free) and the legacy Altera Quartus II Web Edition. Both toolchains handle synthesis, fitting, place-and-route, simulation, and JTAG programming via a USB-Blaster or compatible download cable. The MAX V device family is mature and supported in all current Quartus releases.

What is the maximum toggle rate of 5M240ZM68C4N?

The 5M240ZM68C4N supports a maximum internal operating frequency of approximately 184.1 MHz in the C4 speed grade per the MAX V datasheet. Actual achievable f_MAX depends on logic utilization, routing paths, and I/O standard; designs typically budget 100-150 MHz to retain timing margin across voltage and temperature corners.

Where can I buy 5M240ZM68C4N and what is the price?

The 5M240ZM68C4N is available from authorized distributors including DigiKey, Mouser, and Intel direct, with a unit price of approximately 6.62 USD at qty-1 as of 2026-09-06. Volume breaks drop to about 4.20 USD at qty-1000. Lead time for stock parts is typically same-day to two weeks depending on distributor inventory.

Is 5M240ZM68C4N in stock at major distributors?

As of 2026-09-06 the 5M240ZM68C4N shows limited stock at authorized distributors, with 5 original pieces reported by MOST and additional inventory tracked on DigiKey and Mouser. Because MAX V is a mature family, expect lead times of 2-6 weeks when stock is depleted; industrial variants and other package options typically have longer availability.

What is the best drop-in replacement for 5M240ZM68C4N?

The 5M240ZM68C5N is the strongest drop-in replacement for the 5M240ZM68C4N: identical 68-ball MBGA footprint, identical 192 macro cells, same 1.8 V core, and pin-for-pin compatibility, with a 5 ns vs 4 ns logic delay. If you need higher temperature grade in the same package, consider the 5M240ZM68I5N (industrial temperature) instead.

Where can I download the 5M240ZM68C4N datasheet PDF?

The official MAX V family datasheet covering the 5M240ZM68C4N is hosted on the Intel Programmable Solutions Group website as m5v.pdf (literature/ds). Mirror copies appear on aggregator sites like FindIC and datasheet.live. Always cross-reference the Intel-published PDF for the latest errata and AC specification values before finalizing your design.

Is 5M240ZM68C4N suitable for industrial applications?

The 5M240ZM68C4N 'C' suffix denotes commercial temperature grade (0C to +85C). For true industrial environments (-40C to +100C), choose the 5M240ZM68I5N variant, which shares the same 68-ball MBGA footprint. Functionally identical, the I-grade parts are preferred for outdoor, automotive-cabin, or factory-floor deployments.

What are the key specifications of 5M240ZM68C4N that engineers should know?

Key specifications: 192 macro cells / 240 logic elements, 68-ball MBGA package, 1.8 V core, MultiVolt I/O supporting 1.5 V-3.3 V, 184.1 MHz f_MAX, 8 Kbits user flash, non-volatile instant-on configuration via JTAG, commercial 0C to +85C temperature grade. These parameters define its suitability for low-power glue-logic replacement and I/O expansion roles.

Can a Xilinx CoolRunner-II replace 5M240ZM68C4N?

No, the Xilinx CoolRunner-II family is not a drop-in replacement for the 5M240ZM68C4N because package ball-outs, pin assignments, and JTAG pin locations differ between the two vendor CPLD families. Engineers migrating between Altera/Intel MAX V and Xilinx CoolRunner-II must re-design the PCB footprint and adapt the JTAG chain, even when logic capacity and I/O count are similar.

How much power does 5M240ZM68C4N consume?

The 5M240ZM68C4N typically draws low milliampere-level active current and standby current below 100 microamps thanks to the MAX V family's non-volatile flash configuration and low-power process. Exact consumption depends on toggle rate, VCCIO voltage, and output loading; consult the MAX V datasheet power estimator for design-specific budgeting.

5M240ZM68C4N vs 5M2210ZF256C5N - which is better for a glue-logic design?

The 5M240ZM68C4N (192 macro cells, 68-ball MBGA) suits compact, low-cost glue-logic tasks where board space is critical. The 5M2210ZF256C5N (MAX II family, 2210 logic elements, 256-ball FBGA) is denser and offers more I/O but costs more and occupies a larger footprint. Choose the 240 for sub-100-gate designs and the 2210 for broader bus-bridging or state-machine intensive applications.

के लिए इंजीनियरिंग संदर्भ डेटा 5M240ZM68C4N — तुलना, डिज़ाइन मार्गदर्शन और अनुपालन जानकारी।

चयन गाइड

Choose the 5M240ZM68C4N when you need a non-volatile, instant-on CPLD with 240 logic elements in a compact 68-ball MBGA package for commercial-temperature (0C to +85C) applications. Select the 5M240ZM68C5N if your timing margins can absorb the 1 ns additional delay at lower cost. For industrial (-40C to +100C) or automotive (-40C to +125C) environments, choose the 5M240ZM68A5N. If 160 logic elements suffice, the 5M160ZM68C4N offers substantial cost savings in the same footprint. Migrate to the 5M2210ZF256C5N only when logic requirements exceed 240 elements, since MAX II consumes more power and occupies a larger FBGA package.

विकल्पों के साथ तुलना

पैरामीटर	यह उत्पाद	5M240ZM68C5N	5M240ZM68A5N	5M160ZM68C4N	5M160ZE64C5N
Package	68-ball MBGA	68-ball MBGA - same	68-ball MBGA - same	68-ball MBGA - same	68-ball MBGA (subset) - same
Brand	Intel	Intel	Intel	Intel	Intel
Series	MAX V	MAX V	MAX V	MAX V	MAX V
Macro Cells	192	192	192	128	128
Logic Elements	240	240	240	160	160
Speed Grade	C4 (4 ns tPD)	C5 (5 ns tPD)	A5 (5 ns tPD)	C4 (4 ns tPD)	C5 (5 ns tPD)
Temperature Grade	Commercial 0C to +85C	Commercial 0C to +85C	Automotive -40C to +125C	Commercial 0C to +85C	Commercial 0C to +85C
Core Voltage	1.8 V	1.8 V	1.8 V	1.8 V	1.8 V
Unit Price (USD, qty-1)	6.62	Approximately 6.20	Approximately 8.50	Approximately 5.40	Approximately 5.10

मुख्य विशेषताएँ

Same 240 logic element density in commercial-grade temperature range (बनाम5M160ZM68C4N)
Commercial 0C to +85C variant with C4 speed grade for tight timing margins (बनाम5M240ZM68A5N)
Intel MAX V family - lowest-power non-volatile CPLD in the portfolio (बनामMAX II 5M2210ZF256C5N)

डिज़ाइन नोट्स

The 5M240ZM68C4N requires a stable 1.8 V supply on VCCINT and independent VCCIO rails (1.5 V, 1.8 V, 2.5 V, or 3.3 V) for each I/O bank. Place 0.1 microfarad and 1 microfarad decoupling capacitors as close as possible to each supply ball, with a wide ground return path. During power-up ramp, hold nCONFIG low until VCCINT and VCCIO reach their minimum thresholds to guarantee a clean configuration load.

The 68-ball MBGA package has 0.5 mm pitch and benefits from microvia and via-in-pad PCB construction. Fan-out each BGA ball to short traces on the top layer, then drop down to inner layers for signal routing. Maintain a continuous ground plane on an adjacent layer to control impedance and provide a low-impedance return path for high-speed I/O such as DDR or LVDS signaling that may be implemented via user I/O.

Do not leave JTAG pins (TDI, TMS, TCK, TDO) floating in production: add weak pull-ups or pull-downs per the MAX V datasheet to prevent spurious configuration events. Ensure the nCE pin is tied low in normal operation; floating nCE can leave the device in an undefined state. Always run the Quartus PowerPlay early power estimator before final pin assignment to avoid I/O bank VCCIO conflicts when mixing 1.8 V and 3.3 V interfaces.

अनुपालन जानकारी

RoHS

Compliant

REACH

Compliant

AEC-Q100

Not Qualified

लीड फ्री

Yes

हैलोजन फ्री

Yes

कॉन्फ्लिक्ट मिनरल्स

Compliant

RoHS and lead-free per Intel/Altera MAX V datasheet. Commercial temperature grade only; for AEC-Q100 automotive qualification, select the 5M240ZM68A5N variant.

डेटा सत्यापन तिथि: 2026-09-06 — डेटा XAIPART की कंपोनेंट इंजीनियरिंग टीम द्वारा सत्यापित और क्यूरेट किया गया

स्रोत: Distributor, Distributor, Octopart, Manufacturer Datasheet, Octopart, Octopart