Memory pricing is moving daily — on-site prices may lag behind the market. Please submit an RFQ for the up-to-the-minute quotation.

Request Latest Price →

Altera

EPC16QC100II - 16Mb FPGA Configuration PROM, 100-PQFP | Altera (Intel)

MPN: EPC16QC100II ✗ Akhir Hidup

3.3 V Vdss 100-pin PQFP (Plastic Quad Flat Pack) Package FPGA Configuration PROM (Flash-based) Memory

Ajukan Diskon

MOQ: 1 |

Lihat Datasheet (PDF) Lihat Alternatif

Kuantitas

EPC16QC100II Ringkasan

The Altera (Intel Programmable Solutions Group) EPC16QC100II is a 16-Mbit in-system programmable configuration PROM designed to store configuration data for SRAM-based Altera/Intel FPGAs including APEX II, APEX 20K, Mercury, ACEX 1K, FLEX 10K, FLEX 8000, and Cyclone device families. The part is housed in a 100-pin Plastic Quad Flat Pack (PQFP) measuring 20 x 14 mm with a 0.5 mm lead pitch, and operates over the industrial temperature range of -40C to +85C.

An FPGA configuration PROM is a specialized non-volatile memory device that holds the bitstream required to configure an SRAM-based FPGA at power-up. Because SRAM-based FPGAs lose their configuration when power is removed, the configuration PROM sits on the board and serially (or in some schemes, in parallel) loads the FPGA's configuration memory at every power-on cycle. EPC configuration PROMs sit at the bottom of the configuration-device hierarchy: configuration PROM -> serial configuration memory -> non-volatile boot memory -> FPGA configuration subsystem -> programmable logic device.

Key features include 16 Mb of flash storage organized to support Altera's FPP (Fast Passive Parallel) and PSA (Passive Serial Asynchronous) configuration schemes, in-system programmability via IEEE 1149.1 (JTAG) boundary-scan, a low-pin-count serial interface that reduces board real-estate versus parallel boot memories, and dedicated open-drain CONF_DONE / nSTATUS / nCONFIG handshake pins for seamless FPGA hand-off. The "II" suffix denotes the industrial-grade temperature variant.

The EPC16QC100II uses a 3.3 V core supply with 5 V tolerant I/O on configuration pins, supporting cascading of multiple PROMs to address FPGAs whose bitstream exceeds 16 Mb. Internally, the device implements a state machine that handles JTAG ISP (In-System Programming) and orchestrates the serial clock and data handshake required by the target FPGA. Compared to early EPC1/EPC2 PROMs, the EPC16 adds compression support, reducing the on-board PROM silicon needed to load a given FPGA by approximately 30%.

Typical applications include Altera APEX 20K and APEX II board boot, ACEX 1K and FLEX 10K configuration storage, Cyclone (original) FPGA configuration, multi-FPGA systems requiring cascaded PROMs, and industrial controllers using legacy FLEX 8000 designs. The part is also a common reference design point in educational FPGA labs.

Designers should note that the EPC16QC100II has been superseded by newer Altera/Intel configuration devices such as the EPCQ and EPCQ-A families for current FPGA families; for new designs targeting Cyclone IV / Cyclone 10 / Arria / Stratix, engineers should select EPCQ16 or EPCQ-A16 instead. However, the EPC16 remains the supported configuration device for many legacy designs and continues to ship from authorized distributors.

This page synthesizes distributor pricing for the EPC16QC100II, drop-in alternatives sourced from the same configuration-PROM family, and design notes (cascading, JTAG programming, voltage compatibility) that go beyond the datasheet.

Alternatif penggantian untuk EPC16QC100II — paket yang sama, pin-pada-pin kompatibel. Bagian paket yang berbeda memerlukan kerja ulang PCB diabaikan.

Variasi di dalam seri ini

Model-series yang sama yang kompatibel dengan penggantian EPC16QC100II (sama faktor bentuk dan footprint) — berbeda di dalam Package, Memory Type, Programmability, Configuration Interface, Operating Temperature.

EPC16C100T

Intel

Package: 100-pin PQFP

Programmability: In-system via JTAG