集積回路

サブカテゴリ

📁 ADC/DAC 2520 製品 📁 アンプIC 799 製品 📁 オーディオコーデック 16 製品 📁 オーディオIC 2 製品 📁 クロック＆タイミング 313 製品 📁 DSP 963 製品 📁 データ収集IC 2 製品 📁 デジタルポテンショメータ 4 製品 📁 ディスプレイドライバ＆コントローラ 1 製品 📁 FPGA & CPLD 6666 製品 📁 インターフェースIC 1602 製品 📁 LEDドライバ 1 製品 📁 ロジックIC 305 製品 📁 メモリIC 875 製品 📁 マイクロコントローラ 18755 製品 📁 マイクロプロセッサ 4 製品 📁 モータドライバ 1 製品 📁 その他 1 製品 📁 Sensor and Detector Interfaces 1 製品 📁 専用IC 15 製品 📁 ビデオIC 13 製品

製品 (32861)

ADC1012D125HN/C1:5 - 10-Bit 125MSPS Dual ADC, HVQFN-64 | NXP
ADC1012D125HN/C1:5

ADC1012D125HN/C1:5 - 10-Bit 125MSPS Dual ADC, HVQFN-64 | NXP

The NXP ADC1012D125HN/C1:5 is a 10-bit dual-channel pipelined analog-to-digital converter sampling at up to 125 MSPS per channel, packaged in a 64-pin HVQFN (9x9 mm, SOT804-3) with exposed thermal pad. The dual ADC core features independent conversion stages that can be interleaved for higher effective throughput, supporting demanding multi-channel baseband and IF sampling tasks. The 1:5 designator denotes tape-and-reel packaging of 500 units per reel. An ADC (Analog-to-Digital Converter) is a data-acquisition integrated circuit that samples continuous analog signals and produces discrete digital codes at a defined sample rate. Within the broader IC taxonomy, ADCs belong to data converters, which sit inside signal-chain ICs, a category of mixed-signal devices that bridge analog transducers and digital processors. Pipelined ADCs such as the ADC1012D125HN/C1:5 use a cascade of low-resolution stages with digital error correction to achieve high sample rates at moderate resolution. Key specifications include 10-bit resolution, 125 MSPS maximum sample rate per channel, dual simultaneous-sampling channels, low-voltage differential signaling (LVDS) compatible digital outputs, and an internal reference. The converter operates from a single 3.3 V analog supply and a separate 3.3 V or 1.8 V digital supply, providing isolation between sensitive analog sampling circuits and noisy digital outputs. Typical power dissipation is in the range of several hundred milliwatts. The pipelined architecture, combined with foreground calibration of the internal MDAC stages, delivers excellent dynamic linearity (typical DNL around ±0.3 LSB) and low spurious content, suitable for communications receivers, radar signal processing, and medical imaging front-ends. Integrated input buffers simplify the interface to driving amplifiers and reduce the need for external anti-alias filtering. Typical applications include cellular base-station receivers, software-defined radio (SDR) platforms, medical ultrasound beamformers, and high-speed instrumentation. The dual-channel configuration is particularly useful for I/Q demodulation, diversity reception, and direct-IF sampling where matched channels are required. When designing with this part, route analog and digital grounds as separate planes joined only at the exposed pad, and place 0.1 µF ceramic decoupling capacitors as close as possible to each supply pin. Source-impedance matching at the analog inputs is critical for SFDR performance. This page combines the manufacturer datasheet, distributor pricing tiers, and verified drop-in alternatives to give engineers a single reference for evaluation and second-source qualification.

見積もり お問い合わせ
ADC10158CIN/NOPB - 10-Bit 8-Channel SAR ADC, 28-DIP | Texas Instruments
ADC10158CIN/NOPB

ADC10158CIN/NOPB - 10-Bit 8-Channel SAR ADC, 28-DIP | Texas Instruments

The Texas Instruments ADC10158CIN/NOPB is a 10-bit plus sign successive-approximation analog-to-digital converter (SAR ADC) with an integrated 8-input analog multiplexer, housed in a 28-pin PDIP through-hole package. Operating from a single +5 V analog supply, the device supports 8 single-ended or 4 differential analog input channels selected through software, and includes a track-and-hold amplifier plus internal reference-friendly bias network to maximize conversion speed. An SAR (Successive Approximation Register) ADC is a type of data converter that resolves each conversion in N clock periods by switching capacitor weights in a binary-search sequence. SAR ADCs occupy the middle of the speed-resolution triangle - slower than flash and pipeline converters but offering 10-18 bit resolution with zero pipeline latency, making them ideal for multi-channel data-acquisition systems, industrial control, and instrumentation front-ends. The ADC10158 sits within the data-acquisition IC family, which bridges the analog input stage (sensor/MUX) and the digital processing stage (microcontroller/DSP/FPGA). Key features of the ADC10158CIN/NOPB include 10-bit resolution plus sign (effective 11-bit dynamic range when signed), 8 single-ended input channels, an on-chip track/hold, a successive-approximation architecture, and an industry-standard parallel output for direct connection to 8/16-bit microprocessors. The /NOPB suffix denotes a lead-free (No Pb) finish that is RoHS-compliant. Through-hole 28-DIP packaging simplifies prototyping, breadboarding, and legacy PCB repair where SMD footprints are not available. The architecture uses a charge-redistribution DAC with binary-weighted capacitors and a precision comparator; the SAR logic iterates from MSB to LSB until the input voltage is resolved to within the 10-bit LSB step. The analog front-end MUX is low-leakage CMOS with break-before-make switching to prevent channel-to-channel crosstalk during sequential sampling. Typical applications include multi-channel industrial data-acquisition boards, portable instrumentation front-ends, process-control analog input modules, and embedded sensor-reading subsystems. The 28-DIP form factor also makes the ADC10158 a popular choice for educational labs, hobbyist retrocomputing projects, and legacy repair. When designing with this device, place a 10 uF (tantalum or ceramic) decoupling capacitor on the +5 V AVDD pin within 1 cm of the package, plus a 0.1 uF ceramic high-frequency bypass. The reference pin requires a low-impedance source - a 10 uF + 0.1 uF pair is typical. Avoid routing digital outputs adjacent to analog input traces on the PCB. This page synthesizes distributor pricing, package-compatibility (drop-in) alternatives, application-focused design notes, and a parametric comparison table - engineering content not collected on any single distributor or manufacturer page.

見積もり お問い合わせ
ADC10158CIWM/NOPB - 10-Bit+Sign 8-Ch SAR ADC, 28-SOIC | TI
ADC10158CIWM/NOPB

ADC10158CIWM/NOPB - 10-Bit+Sign 8-Ch SAR ADC, 28-SOIC | TI

The Texas Instruments ADC10158CIWM/NOPB is a CMOS 10-bit plus sign successive-approximation Analog-to-Digital Converter (ADC) with an 8-channel analog input multiplexer, on-chip track-and-hold, and a 2.5 V internal bandgap reference, all integrated into a single 28-pin SOIC (DW) package. It performs a full 10-bit plus sign conversion in approximately 4 microseconds and supports aggregate throughput up to 166 kilosamples per second, while accepting single-ended or differential analog inputs. The 8-input MUX lets a single ADC service multiple sensors, replacing several discrete converters and shrinking the analog front-end BOM. A successive-approximation ADC (SAR ADC) is a sampling converter that uses an internal binary-search register and a matched capacitive or resistive DAC to converge on the input voltage one bit per clock cycle. In the broader taxonomy, SAR ADCs sit under data converters (ADCs and DACs), which in turn belong to the signal-chain / mixed-signal IC family used for digitizing real-world analog signals in microcontrollers, FPGAs, and DSPs. Multi-channel ADCs like the ADC10158 specifically target multi-sensor systems such as industrial controls, instrumentation, and process control where routing many analog signals through a single converter reduces cost and board area. Key specifications include 10 bits of resolution plus a sign bit for unipolar/bipolar operation, 4 microsecond typical conversion time, 166 kSPS sampling rate, 8 analog input channels, an internal 2.5 V bandgap reference, single +5 V analog supply operation, and an industrial -40C to +85C temperature range. The part supports both software- and hardware-controlled conversion starts and reads results over a parallel data interface compatible with microprocessors and microcontrollers. Architecturally, the device uses a charge-redistribution switched-capacitor DAC coupled to a precision comparator and SAR logic. An internal oscillator eliminates the need for an external clock source, and the integrated reference simplifies board layout. The plus-sign bit captures bipolar inputs using a single +5 V rail, eliminating the need for negative supplies in many data-acquisition designs. Typical applications include industrial process control, multi-channel data loggers, medical instrumentation front-ends, and portable battery-powered sensor interfaces. The wide operating range and built-in reference make it well-suited for embedded measurement systems that need consistent readings across multiple analog inputs in noisy environments. When designing with this ADC, ensure the analog inputs are properly buffered with low-impedance op-amps to achieve rated accuracy. The internal 2.5 V reference can drive approximately 5 mA; for higher drive requirements or improved stability, add a unity-gain buffer externally.

見積もり お問い合わせ
ADC10158CIWMX - 10-Bit+Sign 8-Ch 4µs SAR ADC | Texas Instruments
ADC10158CIWMX

ADC10158CIWMX - 10-Bit+Sign 8-Ch 4µs SAR ADC | Texas Instruments

The Texas Instruments ADC10158CIWMX is a CMOS 10-bit plus sign successive-approximation analog-to-digital converter with an integrated 8-channel analog multiplexer, track/hold, and 2.5 V band-gap reference, offered in a 28-pin SOIC package with tape-and-reel packaging. It supports sampling rates up to 166 ksamples per second, 8 software-configurable input channels (single-ended, differential, or pseudo-differential), and provides a parallel data interface with 4 µs typical conversion time. An SAR ADC is a successive-approximation-register analog-to-digital converter that resolves one bit per clock cycle against an internal or external reference, producing accurate, low-latency conversions ideal for multiplexed data-acquisition front-ends. SAR ADCs sit within the data-converter hierarchy under ADC -> data converter -> mixed-signal IC, favored in industrial monitoring and instrumentation for their deterministic latency and absence of pipeline delay. Key distinguishing features of the ADC10158 include 10-bit plus-sign resolution (allowing bipolar input swing with a sign bit), 8-channel MUX, integrated 2.5 V reference, low power consumption, and single +5 V supply operation. The sign-bit feature eliminates the need for input signal conditioning in bipolar applications and the on-chip reference simplifies bill-of-materials. Architecturally, the device combines a capacitive-charge redistribution DAC with successive-approximation logic, a sample-and-hold, a configurable analog input MUX, and a 2.5 V band-gap reference. The parallel output interface and standard microprocessor control inputs simplify host connections without requiring a serial-programming state machine. Typical applications include industrial process control, multi-channel data acquisition systems, battery-powered instrumentation, motor control feedback loops, and portable medical monitoring where multiple analog sensors share one converter. Pin-compatible same-family parts (ADC10158CIWM/NOPB and ADC10154 series) and function-similar 12-bit ADCs from TI extend design scalability without PCB rework. One key design trade-off is that the 4 µs conversion time limits this part to sub-200 kHz sampling; for higher throughput, designers should consider pipelined ADCs such as ADC12040/ADC12L063, while keeping the same 28-SOIC footprint pattern in mind where PCB reuse is desired. This page synthesizes distributor pricing, drop-in same-package alternatives, and practical design notes that go beyond the TI datasheet narrative, giving a single decision-ready reference for engineers evaluating the ADC10158CIWMX for embedded data-acquisition designs.

見積もり お問い合わせ
ADC10158CIWMX/NOPB - 10-Bit+Sign 8-Ch SAR ADC | Texas Instruments
ADC10158CIWMX/NOPB

ADC10158CIWMX/NOPB - 10-Bit+Sign 8-Ch SAR ADC | Texas Instruments

The Texas Instruments ADC10158CIWMX/NOPB is a CMOS 10-bit plus sign successive approximation register (SAR) analog-to-digital converter with an 8-channel analog input multiplexer, on-chip track-and-hold, and an internal 2.5V bandgap reference, housed in a 28-pin SOIC wide-body (0.295 inch, 7.50 mm) package. It delivers a 4 microsecond conversion time (equivalent to roughly 166 ksps) over an operating temperature range of -40C to +85C, supports single-ended, differential, and pseudo-differential input modes, and provides a parallel 8-bit data interface. An SAR ADC (Successive Approximation Register Analog-to-Digital Converter) is a precision data-converter architecture that performs one bit per clock cycle using an internal DAC and comparator, trading off speed against resolution and power. SAR ADCs sit hierarchically within the broader ADC family -> data converters -> mixed-signal ICs -> signal chain semiconductors. They are favored where low-latency, deterministic conversions and excellent DC accuracy are required, in contrast to sigma-delta ADCs which target higher dynamic range at the cost of latency. Key features include the 8-channel software-configurable analog MUX, true-differential and pseudo-differential input modes, an internal 2.5V reference (or optional external reference), a parallel output bus, and an on-chip track-and-hold that eliminates the need for an external sample-and-hold amplifier. The CMOS process delivers low power consumption suitable for industrial monitoring and multi-channel data-acquisition front ends. Typical applications include multi-channel data acquisition systems, industrial process control, instrumentation, multiplexed sensor signal conditioning, and medical monitoring equipment where several analog channels must be digitized with deterministic latency. When designing with this ADC, ensure the input source impedance stays below the datasheet limit to avoid conversion error, decouple VCC and VREF with 0.1uF ceramic capacitors placed close to the pins, and observe proper layout grounding to minimize digital noise coupling into the analog inputs. The wide-body SOIC footprint allows robust through-hole-feel probing and standard hand-soldering workflows. This page synthesizes distributor pricing, drop-in package alternatives, and practical design notes drawn from the manufacturer datasheet - giving an engineer the integrated buying decision context a standalone datasheet does not provide.

見積もり お問い合わせ
ADC1015S065HN/C1:5 - 10-bit 65 MSPS ADC, HVQFN-40 | Renesas
ADC1015S065HN/C1:5

ADC1015S065HN/C1:5 - 10-bit 65 MSPS ADC, HVQFN-40 | Renesas

The Renesas ADC1015S065HN/C1:5 is a single-channel, 10-bit pipelined analog-to-digital converter sampling up to 65 MSPS, housed in a 40-pin HVQFN (6x6 mm) package with an exposed thermal pad. It supports both single-ended and differential analog inputs through an integrated input buffer, and offers configurable CMOS or LVDS DDR digital outputs for flexible FPGA/ASIC interfacing. The ADC is a member of the ADC1015S family that scales to 80, 105, and 125 MSPS variants, sharing pinout and register map for design reuse across performance grades. The /C1:5 suffix designates the 65 MSPS speed grade packed in a 260-piece tray per Renesas ordering nomenclature. An analog-to-digital converter (ADC) is a data-acquisition integrated circuit that samples continuous analog voltage and converts each sample into a discrete digital code, forming the critical bridge between the analog and digital domains of mixed-signal systems. Pipeline ADCs such as the ADC1015S065HN achieve high sampling rates by distributing the conversion across multiple cascaded low-resolution stages, with a final digital error-correction stage producing the 10-bit output code. The ADC1015S065HN targets mid-speed, high-accuracy IF designers, modular instrumentation, and medical ultrasound front-ends where low-latency, moderate-resolution conversion is required. Key features include 10-bit resolution, 65 MSPS maximum sampling rate, integrated differential input buffer, SPI-compatible serial configuration interface, internal bandgap reference with option for external reference, and CMOS or LVDS DDR digital outputs. Operating temperature spans -40°C to +85°C for industrial environments. The exposed-pad HVQFN package provides low thermal resistance of 26 C/W typical, enabling reliable continuous conversion at full speed without additional heatsinking. Typical applications span digital oscilloscope front-ends, medical ultrasound beamformers, IF sampling in software-defined radio, industrial process-control data loggers, and image-scanner analog front-ends. The integrated input buffer eliminates the need for an external high-bandwidth ADC driver in most designs, simplifying the analog signal chain and reducing PCB footprint. When designing with this part, place the input RC network within 5 mm of the analog input pins and use a solid ground pour connected to the exposed pad for thermal and noise performance. The serial SPI interface allows in-system register changes, but be aware that LVDS DDR output timing requires matched trace lengths to the receiver for skew below 50 ps at 65 MSPS. This page synthesizes distributor stock, drop-in alternatives, and pinout-aware design notes not found on the manufacturer datasheet.

見積もり お問い合わせ
ADC1015S125HN/C1 - 10-Bit 125 Msps ADC w/ Input Buffer | NXP / Renesas
ADC1015S125HN/C1

ADC1015S125HN/C1 - 10-Bit 125 Msps ADC w/ Input Buffer | NXP / Renesas

The NXP ADC1015S125HN/C1 is a single-channel, 10-bit pipelined analog-to-digital converter (ADC) optimized for high dynamic performance and low power at sample rates up to 125 Msps. Per the NXP/IDT datasheet (Rev. 01 - 12 April 2010, preliminary), it integrates an analog input buffer, a 10-bit pipelined ADC core, on-chip duty cycle stabilizer (DCS), SPI configuration interface, Fast Out-of-Range (OTR) detection, and selectable CMOS or LVDS DDR digital outputs. The device also achieves 61.7 dBFS SNR and 86 dBc SFDR, with 600 MHz input bandwidth and 635 mW power dissipation at 80 Msps (including the input buffer). An ADC (Analog-to-Digital Converter) is a data-conversion integrated circuit that samples continuous analog signals and produces discrete digital codes proportional to the input voltage. ADC1015S125HN/C1 belongs to the pipelined ADC sub-family within high-speed converters, which are themselves part of the broader data-converter / signal-chain category in mixed-signal ICs. Pipelined ADCs use a multi-stage architecture with sample-and-hold, sub-ADC, DAC, and residue amplifier blocks to achieve high sample rates (tens to hundreds of Msps) at moderate resolution (8-14 bits), making them the industry workhorse for communications, imaging, and instrumentation. The part provides four speed grades (65, 80, 105, 125 Msps) selected via SPI, a flexible analog input range of 1 Vp-p to 2 Vp-p, and an integrated input buffer that simplifies front-end design by isolating the switched-capacitor sampling stage from the driver. The clock input is divided-by-2 internally (per the datasheet) for reduced jitter contribution. Available in a 40-pin HVQFN (6x6 mm) industrial-grade package rated -40C to +85C, it is well suited for dense multi-channel or single-channel high-speed designs where PCB real-estate and thermal headroom matter. Typical applications include communications basestations, radar/LIDAR front-end digitizers, digital oscilloscopes, medical imaging, and high-speed test & measurement. The wide 600 MHz analog input bandwidth preserves harmonic content of IF/RF signals, while LVDS DDR outputs ease FPGA/CPLD capture at full 125 Msps without double-data-rate timing complications on the host side. The integrated input buffer lowers the drive requirement on the front-end amplifier and reduces kick-back into anti-alias filters. When designing in this part, ensure the analog input common-mode and full-scale range are set per the SPI configuration that matches the desired 1 Vp-p or 2 Vp-p operation, and provide adequate PCB thermal copper for 635 mW dissipation. Decouple AVDD/AVDD_BUF independently with low-ESR ceramic capacitors placed as close to the pins as possible, and route LVDS outputs with 100-ohm differential impedance and length matching to preserve signal integrity at 125 Msps DDR. This page synthesizes current NXP/Renesas distributor pricing, drop-in alternatives from the same 40-HVQFN pinout, and practical design notes that complement the manufacturer datasheet and speed up schematic-to-layout work.

見積もり お問い合わせ
ADC101S021CIMFX - 10-Bit 200kSPS SAR ADC w/ SPI | Texas Instruments
ADC101S021CIMFX

ADC101S021CIMFX - 10-Bit 200kSPS SAR ADC w/ SPI | Texas Instruments

The Texas Instruments ADC101S021CIMFX is a 10-bit, 200 kSPS, single-channel successive-approximation-register (SAR) analog-to-digital converter with a high-speed SPI/QSPI/MICROWIRE-compatible serial interface, housed in a 6-pin SOT-23 (CIMF) package. It operates from a single +2.7 V to +5.25 V supply, draws 2.34 mW at 3.6 V and 8.9 mW at 5.25 V, and is fully specified over a sample-rate range of 50 to 200 ksps rather than only at a single fs. The SOT-23-6 footprint makes it one of the smallest pin-compatible SAR ADCs in TI's portfolio, ideal for space-constrained designs. A SAR ADC is a successive-approximation-register analog-to-digital converter: it performs one bit-trial per clock cycle using an internal binary-weighted capacitor DAC and comparator, producing deterministic latency of one conversion cycle. SAR ADCs sit under the broader hierarchy of analog-to-digital converter -> data converter -> mixed-signal IC -> semiconductor. Unlike delta-sigma ADCs, SAR converters offer no latency and excellent DC accuracy but typically lower resolution and speed than pipeline ADCs, making them ideal for multiplexed data-acquisition, instrumentation, and control loops. Key features include a straight-binary serial output, a three-wire serial interface compatible with SPI, QSPI, and MICROWIRE, a wide analog input range that can extend to the rails, low power consumption, and an operating temperature range of -40 C to +85 C. The CMOS process provides inherent low-power operation suitable for battery-powered and portable systems. The device uses a charge-redistribution SAR architecture with an internal sample-and-hold, providing genuine 10-bit performance with no missing codes over the full sample-rate range. The SOT-23-6 package is the same outline as a small-signal transistor, allowing direct placement near sensors in tightly packed designs. Typical applications include portable instrumentation, battery-powered data loggers, sensor signal conditioning, process control analog front ends, and consumer audio/video signal monitoring where compact size and SPI compatibility outweigh the need for higher speed or resolution. When designing, place a 0.1 uF decoupling capacitor as close as possible to the VDD pin, and ensure the SPI clock does not exceed the maximum specified serial-clock frequency. Use the /CS line to frame conversions and avoid bus contention. This page synthesizes distributor pricing from DigiKey and Mouser, drop-in and pin-compatible same-family alternatives (ADC101S051/ADC101S101), and practical design notes not consolidated in the manufacturer datasheet.

見積もり お問い合わせ
ADC101S021CISDX - 10-Bit 200kSPS 1-Ch SAR ADC SPI | TI
ADC101S021CISDX

ADC101S021CISDX - 10-Bit 200kSPS 1-Ch SAR ADC SPI | TI

The Texas Instruments ADC101S021CISDX is a low-power, single-channel CMOS 10-bit successive-approximation-register (SAR) analog-to-digital converter with a high-speed serial interface, offered in a 6-pin WSON (2.2 mm x 2.5 mm) package with 200 kSPS sampling rate and SPI/QSPI/MICROWIRE-compatible digital output. An ADC (analog-to-digital converter) is an integrated circuit that samples continuous analog voltages and produces discrete digital codes proportional to the input. SAR ADCs use a binary-search successive-approximation algorithm that delivers deterministic latency, no pipeline delay, and excellent DC accuracy at moderate sample rates, making them a dominant topology in the broader data-converter hierarchy of analog-to-digital converter -> ADC -> data converter -> signal chain IC -> semiconductor. Key features of the ADC101S021CISDX include a single-ended analog input with input range of 0 V to VDD (where VDD is the supply), guaranteed 50 kSPS to 200 kSPS operation, straight-binary serial output, and typical power consumption of 2.34 mW at 3.6 V and 8.9 mW at 5.25 V. The single-supply operation spans 2.7 V to 5.25 V, eliminating the need for a negative rail in low-power systems. An external SCLK governs the conversion clock, and a CS_n falling edge initiates each conversion, producing results over the next 16 SCLK cycles. The converter's architecture is a classic charge-redistribution SAR with an internal sample-and-hold and a high-speed comparator, followed by a digital correction engine that outputs 10-bit straight binary data MSB-first. Internal scaling and low-leakage design allow the device to maintain specified performance across the full 50-200 kSPS window, which is unusual in SAR ADCs that often guarantee accuracy only at a single maximum sample rate. Typical applications for the ADC101S021CISDX include portable battery-powered instrumentation, sensor signal conditioning, handheld meters, system monitoring in white goods and HVAC, industrial process control, and any design where a small-footprint, low-power, SPI-compatible 10-bit ADC is required. Its 6-WSON package is well suited to high-density PCB designs. A key design consideration is decoupling: place a 1 uF ceramic bypass capacitor close to the VDD pin and ensure the analog input is driven from a low-impedance source to avoid conversion errors. Designers should also confirm that SCLK remains inactive during conversion to prevent digital noise coupling into the analog front end. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found in the manufacturer datasheet, giving engineers a single reference for selecting and validating the ADC101S021CISDX in new designs.

見積もり お問い合わせ
ADC101S051CIMF - 10-Bit 500kSPS 1-Ch SAR ADC | Texas Instruments
ADC101S051CIMF

ADC101S051CIMF - 10-Bit 500kSPS 1-Ch SAR ADC | Texas Instruments

The Texas Instruments ADC101S051CIMF is a 10-bit, single-channel, low-power successive-approximation-register (SAR) analog-to-digital converter that delivers sample rates from 200 ksps to 500 ksps through a high-speed SPI/QSPI/MICROWIRE-compatible serial interface, all housed in a space-efficient 6-pin SOT-23 (DBV) package. Headline parameters include 10-bit resolution, 200-500 ksps throughput, and a SOT-23-6 footprint, supplied from a single 2.7 V to 5.25 V rail. A SAR ADC is a type of analog-to-digital converter that performs a binary search through successive approximation to digitize an input voltage in N clock cycles for N-bit precision. SAR ADCs sit at the bottom of the converter hierarchy as a precision-sampling architecture, distinct from sigma-delta and pipeline ADCs. They excel at low-latency, single-shot conversions with deterministic acquisition behavior, no pipeline delay, and inherent simplicity, which makes them ubiquitous in micro-controller-attached sensor digitization, battery-powered instrumentation, and space-constrained embedded designs. Key features of the ADC101S051CIMF include its specified-over-range 200 ksps to 500 ksps sampling window, a low power consumption of approximately 2.7 mW at 3.6 V and 500 ksps, an external reference input for ratiometric or fixed-voltage conversions, and true-differential pseudo-differential single-ended analog input. The wide supply range (2.7 V to 5.25 V) makes the part compatible with both 3.3 V and 5 V microcontroller systems, eliminating level shifters in many designs. The SOT-23-6 package measures roughly 2.9 mm by 1.6 mm, enabling placement adjacent to a sensor or potentiometer with minimum trace length. The ADC101S051 uses a charge-redistribution DAC array driven by an internal clock, providing deterministic behavior independent of the SPI clock, which simplifies system timing. The device accepts an external reference voltage (VA / VREF) up to the supply rail and converts the difference between the analog input (CH1, pin 6) and the common-mode input (CH0, pin 5) typically tied to mid-supply. Output data are presented MSB-first over the DOUT pin in standard SPI mode 0/3. Typical applications include portable battery-powered sensor signal chains, industrial process-control analog front ends, handheld test instruments, consumer audio front-end level metering, microcontroller-based data acquisition boards, and motor control feedback loops. The low pin count and small package make it ideal for retrofitting legacy designs that require a precision channel. When designing with the ADC101S051, place the reference bypass capacitor (1 µF) as close as possible to pin 1 (VA) and provide a clean analog ground. Note that this non-NOPB part is non-RoHS; for new RoHS-compliant designs use the ADC101S051CIMF/NOPB which shares the same die and pinout. This page synthesizes distributor pricing, pin-compatible alternatives including the active RoHS NOPB variant, and practical layout guidance not found in the manufacturer datasheet alone.

見積もり お問い合わせ
ADC101S051CISD - 10-Bit 500ksps SAR ADC, SPI/QSPI | TI
ADC101S051CISD

ADC101S051CISD - 10-Bit 500ksps SAR ADC, SPI/QSPI | TI

The Texas Instruments ADC101S051CISD is a 10-bit, 500 ksps, single-channel successive-approximation-register (SAR) analog-to-digital converter with a high-speed SPI/QSPI/MICROWIRE-compatible serial interface, housed in a 6-pin WSON package (also referenced as SOT-23-style 6-pin HVSON) supplied on tape-and-reel. It accepts a single analog input on a 2.7V-5.25V supply and digitizes it at sample rates from 200 ksps to 500 ksps, with the SCLK frequency window of 4 MHz to 10 MHz and straight-binary serial output. A SAR ADC is a successive-approximation analog-to-digital converter: it converts an input voltage to a digital code by performing a binary search against an internal DAC, one bit per clock cycle. SAR ADCs offer deterministic latency, no pipeline delay, and excellent DC accuracy for a given resolution - they sit in the hierarchy analog-to-digital converter -> data converter -> signal chain IC -> semiconductor, and dominate low-to-medium speed precision applications where the sample-hold behavior must be repeatable per conversion. Key specifications of the ADC101S051CISD include 10-bit resolution, an input voltage range from 0V to VA, ±1 LSB INL (max), ±1 LSB DNL (max) with no missing codes, a single 2.7V-5.25V supply, two power-down modes (full power-down <1 uA, partial power-down ~600 uA at 5V), and typical power consumption of 2.7 mW at 3.6V and 9.7 mW at 5.25V. The -40°C to +85°C industrial operating range supports distributed industrial-sensor deployments. The device combines an input sample-and-hold, the SAR core, an internal reference, and a serial output stage in one compact 6-pin package. Because the reference is internal, BOM cost and PCB area drop versus external-reference SAR ADCs of comparable speed, making the part attractive for space-constrained designs that still need 50 ksps-class or 500 ksps-class conversions with a fast serial interface. Typical applications include industrial process-control modules, portable battery-powered instrumentation, sensor digitizers (strain, pressure, temperature front-ends), consumer audio front-panel controls, and general-purpose data-acquisition boards where a microcontroller's SPI peripheral provides the clock and reads the conversion result. When designing with this ADC, place a 0.1 µF bypass capacitor as close as possible to the VA pin to keep digital switching noise off the analog reference; keep the analog input trace short and guarded, and route the SCLK and DOUT traces away from fast digital edges to preserve the converter's noise floor. This product page synthesizes the manufacturer's datasheet, distributor pricing tiers, drop-in alternatives in the same 6-pin WSON footprint, and practical layout notes not bundled in the datasheet.

見積もり お問い合わせ
ADC101S051CISDX - 10-Bit 500kSPS 1-Ch SAR ADC SPI | Texas Instruments
ADC101S051CISDX

ADC101S051CISDX - 10-Bit 500kSPS 1-Ch SAR ADC SPI | Texas Instruments

The Texas Instruments ADC101S051CISDX is a 10-bit, 500 kSPS, single-channel successive-approximation-register (SAR) analog-to-digital converter with an SPI-compatible serial interface, housed in a 6-pin WSON package (tape and reel). It operates from a single +2.7V to +5.25V supply, supports an input voltage range of 0V to 5.25V (with the input span tracking the supply), and draws 2.7 mW at 3.6V or 9.7 mW at 5.25V during normal conversions. A SAR ADC is a comparator-based converter that performs a binary search across an internal capacitor DAC during each conversion cycle. Unlike delta-sigma or pipeline ADCs, no latency is introduced between sampling and conversion results, making SAR architecture ideal for multiplexed data acquisition, motor control feedback loops, and any application requiring deterministic per-sample throughput. The ADC101S051 family is positioned in the data-converter hierarchy as: ADC -> SAR ADC -> single-channel low-power ADC -> precision mixed-signal IC. Key specifications include a sample rate that scales from 200 kSPS to 500 kSPS, straight-binary serial output compatible with SPI, QSPI, MICROWIRE, and common DSP serial interfaces, an industrial operating temperature range of -40C to +85C, and a 6-pin LLP/WSON footprint optimized for compact PCB layouts. The CISDX suffix denotes the 6-WSON package shipped on tape and reel. Typical applications include portable and battery-powered instrumentation, multi-channel sensor monitoring with external multiplexing, optical-module monitoring, motor-control current sensing, and consumer audio front ends where 10-bit resolution is sufficient. The wide supply range allows direct connection to 3.3V or 5V rails without level shifters. When designing with the ADC101S051CISDX, place 0.1uF decoupling capacitors as close as possible to the supply pin and keep the analog input trace short and guarded to avoid digital switching noise coupling into the sampled voltage. The SCLK frequency must be chosen so the full 16-cycle conversion completes before the next CS falling edge. This page synthesizes distributor pricing, drop-in alternatives, and design notes not available on a single DigiKey or Mouser product page, including cross-brand alternatives and parametric trade-offs that are useful when sourcing alternatives.

見積もり お問い合わせ
ADC101S051CISDX/NOPB - 10-Bit 500kSPS SAR ADC, SPI, 6-WSON | TI
ADC101S051CISDX/NOPB

ADC101S051CISDX/NOPB - 10-Bit 500kSPS SAR ADC, SPI, 6-WSON | TI

The Texas Instruments ADC101S051CISDX/NOPB is a 10-bit, single-channel, successive-approximation-register (SAR) analog-to-digital converter with a high-speed SPI/QSPI/MICROWIRE-compatible serial interface, sampling at 200 to 500 ksps across the supply range. Housed in a 6-lead WSON exposed-pad package on a tape-and-reel carrier, it operates from a single +2.7V to +5.25V supply, with typical power consumption of 2.7 mW at 3.6V and 9.7 mW at 5.25V. What is a SAR ADC? A successive-approximation-register analog-to-digital converter is a sampled-data ADC that converts an input voltage in N clock cycles by binary-searching against a precision DAC; it is the dominant architecture for precision 8- to 18-bit general-purpose conversion at sample rates up to a few MSPS because it combines low latency, low power, and zero-latency one-shot conversion. Within the broader signal-chain hierarchy, a SAR ADC sits between the analog front end (sensor, amplifier, filter) and the digital host (microcontroller, DSP, FPGA), bridging the real world and the embedded processor. Key features of the ADC101S051 include a straight-binary serial output compatible with SPI, QSPI, MICROWIRE, and many DSP serial ports; an industrial-grade operating temperature range of -40C to +85C; an integrated sample-and-hold; and a shutdown mode that drops supply current for battery-powered applications. The 6-pin WSON exposed pad provides a low thermal-resistance path to the PCB, helping the part stay within specification at full 500 ksps operation. Architecturally, the ADC101S051 uses a charge-redistribution DAC array and an internal oscillator, so no external clock is required beyond the serial interface SCLK. The wide 2.7V-5.25V supply range allows the part to be powered directly from a 3.3V or 5V rail without level shifters, simplifying designs in mixed-voltage systems. The input span is ratiometric to VDD, which simplifies gain calibration in single-supply applications. Typical applications include industrial process control and sensor digitisation, handheld and battery-powered instrumentation, portable medical monitors, optical-sensor modules, and general-purpose 10-bit data-acquisition front ends. Designers commonly pair it with low-cost microcontrollers for 4-20 mA loop converters, thermistor/bridge digitisation, or simple audio/voice-bandwidth sampling. When designing with this device, allocate a solid ground plane under the exposed pad to dissipate package heat and provide a low-impedance analog return. Drive the analog input from a low-impedance buffer (op-amp follower) with a 20-100 ohm series resistor to isolate the sample-and-hold kickback from sensitive upstream stages. This page synthesizes distributor pricing, pin-compatible drop-in alternatives, and design notes that extend beyond the manufacturer datasheet's typical-application schematic.

見積もり お問い合わせ
ADC101S101CIMFX - 10-bit 1MSPS SAR ADC SPI SOT-23-6 | TI
ADC101S101CIMFX

ADC101S101CIMFX - 10-bit 1MSPS SAR ADC SPI SOT-23-6 | TI

The Texas Instruments ADC101S101CIMFX is a 10-bit, 1 MSPS, single-channel successive-approximation-register (SAR) analog-to-digital converter with an SPI-compatible serial interface, offered in a 6-pin SOT-23 (LSSOP/Terminal Form: GULL WING) package. It operates from a single 2.7 V to 5.25 V supply, supports an input voltage range from 0 V to VDD, and is fully specified across sample rates from 500 ksps to 1 Msps. An SAR ADC (successive-approximation-register analog-to-digital converter) is a type of ADC that converts an analog input to a digital code using a binary search through successive bit trials, with one conversion bit finalized per clock cycle. SAR ADCs sit within the broader data converter hierarchy (ADC -> data converter -> signal chain IC -> mixed-signal semiconductor), offering an excellent balance of speed, accuracy, latency, and power consumption for mid-speed precision applications. Key features include 1 MSPS throughput, low power consumption (typical supply current below 1 mA at 1 Msps), a high-speed SPI/QSPI/MICROWIRE-compatible serial interface, an industrial temperature range of -40 °C to +85 °C, and a true-differential/single-ended analog input with no pipeline delay. The 6-pin SOT-23 package makes it one of the smallest SAR ADCs available, ideal for space-constrained sensor and instrumentation designs. The converter is built on a CMOS SAR architecture with an internal track-and-hold, delivering deterministic latency and excellent DC accuracy. Its wide supply range allows direct interfacing to 3.3 V microcontrollers or 5 V systems, simplifying board-level design and reducing external component count. Typical applications include portable instrumentation, battery-powered sensor data acquisition, industrial process control, embedded system monitoring, and precision measurement front-ends. The compact SOT-23 footprint also suits handheld medical and consumer devices. When designing with the ADC101S101CIMFX, place a 0.1 µF decoupling capacitor as close as possible to the VDD pin and ensure the analog input source impedance is low (less than ~1 kΩ) to avoid conversion errors caused by the input sampling capacitor. A low-impedance reference such as a dedicated reference IC or a well-filtered supply rail is recommended for best linearity. This page synthesizes distributor pricing, drop-in same-package alternatives, and practical design notes not found in the manufacturer datasheet, giving engineers a single, decision-ready reference.

見積もり お問い合わせ
ADC101S101CISD - 10-Bit 1MSPS SAR ADC, SPI, 6-WSON | Texas Instruments
ADC101S101CISD

ADC101S101CISD - 10-Bit 1MSPS SAR ADC, SPI, 6-WSON | Texas Instruments

The Texas Instruments ADC101S101CISD is a 10-bit, 1MSPS, single-channel successive-approximation analog-to-digital converter housed in a 6-pin WSON (NGF) package. It operates over a sample rate range of 0.5 to 1 MSPS with a high-speed SPI/QSPI/MICROWIRE-compatible serial interface, making it well suited to space-constrained embedded designs. The wide analog input range (0V to VDD) and supply-referenced reference simplify external analog front-end design. A successive-approximation-register (SAR) ADC is a type of analog-to-digital converter that performs a binary search through internal capacitive DAC switching. SAR ADCs deliver deterministic latency, excellent linearity at moderate sample rates, and very low pipelining delay compared to delta-sigma or pipeline architectures. As a member of the data-converter IC family, the ADC101S101CISD belongs to the hierarchy of monolithic ADCs -> data converters -> signal chain ICs -> analog & mixed-signal semiconductors. Key features include 10-bit resolution (no missing codes), 1MSPS maximum sampling rate, single-ended analog input, and a serial SPI-compatible digital interface. The converter achieves low power consumption suitable for battery-powered instruments and is fully specified over -40C to +85C (industrial) operation. Its 6-WSON (2.2x2.5 mm) package occupies roughly 5.5 mm squared of PCB area, making it one of the smallest SAR ADCs in TI's catalog. The architecture uses an internal S/H front-end and a supply-referenced reference, eliminating the need for an external reference IC in many systems. Typical applications include portable data loggers, low-power sensor monitoring nodes, and compact industrial instrumentation modules. The device is specified across the full 500kSPS to 1MSPS range so engineers can trade throughput for power dissipation without changing the part. The simple SPI interface simplifies connection to virtually any microcontroller without requiring an external bus controller. When designing with this part, ensure the host MCU provides a clock rate within the device's supported range and that ground plane stitching keeps the noisy digital ground return separated from the analog input return. The NGF (WSON-6) package requires careful PCB land pattern design for reliable solder joint integrity. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes that are not found in the manufacturer datasheet, giving engineers a single source for sourcing and selecting this SAR ADC.

見積もり お問い合わせ
ADC101S101CISDX - 10-Bit 1MSPS SAR ADC, 6-WSON | Texas Instruments
ADC101S101CISDX

ADC101S101CISDX - 10-Bit 1MSPS SAR ADC, 6-WSON | Texas Instruments

The Texas Instruments ADC101S101CISDX is a 10-bit, single-channel, successive-approximation-register (SAR) analog-to-digital converter that digitizes analog inputs at sample rates from 500 kSPS to 1 MSPS. Housed in a compact 6-pin WSON (2.2 x 2.5 mm) package, it operates from a single 2.7 V to 5.25 V supply, drawing only 2.0 mW at 3 V and 10 mW at 5 V, making it well suited for battery-powered and portable systems. The device integrates a high-speed SPI/QSPI/MICROWIRE-compatible serial interface, allowing direct connection to common microcontrollers, FPGAs, and DSPs. A SAR ADC (Successive-Approximation Register Analog-to-Digital Converter) is a type of ADC that uses a binary-search algorithm through an internal DAC and comparator to digitize an analog input one bit at a time per clock cycle. SAR ADCs are prized for low latency, deterministic conversion time, and excellent DC accuracy without the pipeline delay or switching-noise artifacts of higher-speed pipeline or delta-sigma architectures. Within the data-converter hierarchy, the ADC101S101 sits between general-purpose 8/10-bit SARs and higher-resolution 12/14-bit precision SARs. Key features of the ADC101S101 include a single-ended analog input range of 0 V to VDD, straight-binary serial output, an external serial clock up to 20 MHz, and an industrial-grade operating range of -40 °C to +85 °C. The CISDX suffix denotes the 6-WSON (also called LLP-6 / HVSON-6) tape-and-reel packaging variant, which offers an extremely small 2.2 x 2.5 mm footprint ideal for space-constrained PCB designs. The architecture is based on a charge-redistribution SAR core with an internal track-and-hold, sample-and-hold capacitor, and a synchronous serial output stage. Because the part performs a full conversion in 16 clock cycles, total conversion latency at 1 MSPS is only 16 clocks, and the part supports burst-mode sampling for sequential conversions. Typical applications include portable instrumentation, sensor-signal digitization, process control, and consumer audio front ends where 10-bit resolution at 1 MSPS is sufficient. The wide supply range also suits industrial 5 V and 3.3 V mixed-rail designs, and the small footprint makes it popular in dense data-acquisition PCBs. When designing with this ADC, ensure that the analog input source has low output impedance and that the reference decoupling capacitor is placed within 5 mm of the VDD pin. The SCLK input is tolerant of 5 V signals even when VDD is 3.3 V, simplifying level translation. This page synthesizes distributor pricing, pin-compatible drop-in alternatives, and practical design notes not found in the manufacturer datasheet, helping engineers select the right part and avoid common pitfalls.

見積もり お問い合わせ
ADC101S101CISDX/NOPB - 10-Bit 1MSPS SAR ADC, 6-WSON | Texas Instruments
ADC101S101CISDX/NOPB

ADC101S101CISDX/NOPB - 10-Bit 1MSPS SAR ADC, 6-WSON | Texas Instruments

The Texas Instruments ADC101S101CISDX/NOPB is a 10-bit, single-channel, successive-approximation-register (SAR) analog-to-digital converter sampling at 0.5 to 1 MSPS, housed in a 6-pin WSON (2.2x2.5 mm) package with an exposed thermal pad. The -X suffix indicates the device ships on a 4500-unit Tape and Reel for high-volume assembly, while the /NOPB suffix confirms lead-free, Pb-free termination compliant with modern RoHS and No-PB assembly requirements. The converter operates from a single 2.7 V to 5.25 V supply across both analog (VDD) and digital (VA tied internally) rails, drawing only a few hundred microamps in normal operation. A SAR ADC is a type of analog-to-digital converter that uses a binary-search successive-approximation algorithm against an internal precision DAC to digitize an input voltage. Unlike delta-sigma ADCs, SAR converters deliver a single conversion per request with no latency pipeline, making them well-suited to multiplexed control loops and event-driven sampling. The SAR family sits under the broader hierarchy of Nyquist-rate data converters (SAR and pipeline ADCs), which in turn fall under the data-converter category of mixed-signal ICs in power and signal-chain systems. Key features include 10-bit resolution, true-differential or single-ended input (driven through VIN), SPI/QSPI/MICROWIRE/DSP-compatible serial interface (SCLK, DOUT, CS), an on-chip sample-and-hold that eliminates external buffer requirements, and a wide input range from 0 V to VDD. Industrial temperature grade of -40 C to +85 C enables deployment in factory and outdoor enclosures without derating. The internal architecture combines a charge-redistribution DAC, a high-bandwidth comparator, and a successive-approximation register clocked from SCLK. Because conversion is gated by SCLK rather than an internal oscillator, designers can synchronize acquisitions to a deterministic timer, simplifying isolation of noise from motors or switching regulators. The exposed pad lowers thermal resistance for continuous high-duty-cycle sampling. Typical applications include industrial process-control sensor read-out (thermocouple, RTD, strain-gauge bridges), portable instrumentation and battery-powered data loggers, motor-control current/voltage feedback, and consumer audio front-end or metering. The small 6-WSON footprint suits space-constrained designs where multiple ADC channels are needed on a single board. When designing with this part, place a 0.1 uF decoupling capacitor as close as possible to the VDD pin and tie the exposed pad (pin 6 / DAP) to a clean analog ground. Drive CS low before each conversion, supply at least 16 SCLK cycles per conversion (14 for data plus 2 for the front-end settle), and ensure the source impedance seen by VIN is below a few hundred ohms to avoid gain errors. This page synthesizes distributor pricing, drop-in alternatives in the same 6-WSON footprint, and practical design notes that are not collected together in the manufacturer datasheet.

見積もり お問い合わせ
ADC102S021CIMMX - 10-Bit 2ch 200ksps SAR ADC | TI | 8-VSSOP
ADC102S021CIMMX

ADC102S021CIMMX - 10-Bit 2ch 200ksps SAR ADC | TI | 8-VSSOP

The Texas Instruments ADC102S021CIMMX is a 10-bit, 2-channel, successive-approximation-register (SAR) analog-to-digital converter housed in an 8-pin MSOP/VSSOP package, supporting a guaranteed sample-rate range of 50 ksps to 200 ksps over a single +2.7V to +5.25V supply. The serial interface is SPI/QSPI/MICROWIRE-compatible, and the part consumes only 1.94 mW from a 3V supply or 6.9 mW from a 5V supply, dropping to microampere levels in power-down mode. A SAR ADC is a precision converter that uses a binary-search algorithm across an internal capacitive DAC to digitize an input voltage one sample at a time, with deterministic latency and no pipeline delay. Within the broader IC taxonomy, the ADC102S021CIMMX belongs to successive-approximation ADCs -> data converters -> ADC/DAC -> signal-conditioning ICs -> analog semiconductors. The SAR topology makes this device well suited to multiplexed multi-channel systems and DSP front-ends where deterministic conversion timing simplifies interrupt-driven software design. Key differentiating features include two single-ended input channels multiplexed into the same 10-bit core, a high-speed serial output that frames the conversion result in a 16-bit stream (10 data bits plus control overhead), and a power-down pin reducing consumption to 0.12 µW at 3V or 0.47 µW at 5V for battery-aware designs. The wide 2.7V–5.25V supply range allows direct connection to both 3.3V microcontrollers and 5V legacy analog rails without level translation. Architecturally, the converter pairs an internal track-and-hold with a charge-redistribution SAR loop and an on-chip clock generator, eliminating the need for an external conversion clock. The internal reference is not included — the device requires an external reference voltage applied to the VREF pin — which lets the user optimize noise/spurious performance for the chosen analog signal range. Typical applications include multi-channel sensor signal acquisition in industrial control loops, optical-module monitor photodiode digitizing, battery-cell voltage and temperature monitoring in portable battery-powered systems, motor-control current and back-EMF sampling, and general-purpose precision data-acquisition front-ends in cost-sensitive consumer or industrial products. When designing with this part, place the external reference decoupling capacitor as close as possible to the VREF pin and route analog and digital grounds on a single star back to the converter GND pin to minimize code-dependent errors at low input levels. Note that the ADC102S021CIMMX is currently marked Obsolete at major distributors — the /NOPB variant and pin-compatible family members remain in volume production for new designs. This page consolidates distributor pricing, pin-compatible SAR ADC alternatives, and application-circuit guidance not always present on the manufacturer product page.

見積もり お問い合わせ
ADC102S051CIMM - 10-Bit 2-Ch 200-500 ksps SAR ADC | TI
ADC102S051CIMM

ADC102S051CIMM - 10-Bit 2-Ch 200-500 ksps SAR ADC | TI

The Texas Instruments ADC102S051CIMM is a 10-bit, 2-channel, successive-approximation-register (SAR) analog-to-digital converter with a high-speed serial interface, specified over a sample rate range of 200 ksps to 500 ksps. It is offered in an 8-pin VSSOP (also referenced as MSOP-8 / 8-TSSOP) package and operates from a single +2.7V to +5.25V supply. Per-channel throughput is selected through a dedicated CS/address scheme, and the device draws approximately 1.6 mW at 3V and 200 ksps. An SAR ADC is a type of data converter that uses a binary-search algorithm and a precision DAC inside a feedback loop to digitize an analog input in a fixed number of clock cycles, typically one conversion per N clocks for N bits. SAR ADCs are valued for their deterministic latency, lack of pipeline delay, and excellent DC linearity, making them well suited to multiplexed multi-channel systems, motor control, and instrumentation front ends. Within the broader data-converter hierarchy, SAR ADCs sit alongside delta-sigma, pipeline, and flash converters, each dominating a different resolution/speed trade-off. Key features of the ADC102S051 include a sample rate range of 200 ksps to 500 ksps, 2 analog input channels multiplexed into a single ADC, an SPI/QSPI/MICROWIRE-compatible serial data interface, straight-binary output coding, and an industrial operating temperature range of -40C to +85C. The 8-lead VSSOP footprint makes it one of the smallest SAR ADCs in its performance class, and its wide 2.7V-5.25V supply range allows direct connection to 3.3V or 5V microcontrollers without level shifting. Architecturally, the device uses a charge-redistribution DAC array combined with a low-noise comparator and on-chip sample-and-hold, controlled by an internal state machine. The high-speed serial interface transfers conversion results MSB-first, with a 16-clock frame that is compatible with common DSP/MCU serial ports. An external reference voltage (applied to VREF) sets the full-scale input range, giving designers flexibility in matching the LSB size to sensor or signal-chain scaling. Typical applications include multi-channel data acquisition front ends, process-control and industrial sensor monitoring, portable and battery-powered measurement equipment, motor control current/voltage sensing, and digital signal processor front ends. The wide supply range and low power make it equally suitable for 3.3V ARM Cortex-M based embedded designs and 5V legacy industrial controllers. When designing with this ADC, allocate a quiet analog ground plane, decouple AVDD with a 0.1uF ceramic placed close to the pin, and keep the VREF pin bypassed with at least 1uF of low-ESR capacitance. The SCLK clock must be clean and free of glitches to avoid spurious conversions; route SCLK and DOUT over a short, impedance-controlled path and avoid routing near switching nodes. This page synthesizes distributor pricing, drop-in compatible alternatives, and practical design notes not found on the manufacturer datasheet cover page.

見積もり お問い合わせ
ADC102S051CIMMX - 10-Bit 2-Ch 500ksps SAR ADC | Texas Instruments
ADC102S051CIMMX

ADC102S051CIMMX - 10-Bit 2-Ch 500ksps SAR ADC | Texas Instruments

Texas Instruments ADC102S051CIMMX is a 2-channel, 10-bit successive-approximation-register (SAR) analog-to-digital converter that samples at rates from 200 ksps up to 500 ksps, housed in an 8-pin MSOP-8 (also referred to as 8-VSSOP) surface-mount package with gull-wing leads. It integrates a true-differential input, a high-speed serial interface (SPI/QSPI/MICROWIRE/DSP-compatible), an internal reference, and an internal oscillator, delivering a complete data-acquisition channel for compact designs. A SAR ADC is a converter architecture that approaches the input voltage one bit at a time using a binary-weighted capacitor DAC and a comparator, then latches the 10-bit result in a single conversion clock. SAR converters inherit a class hierarchy of: SAR ADC -> Nyquist-rate data converter -> analog-to-digital converter -> data-conversion IC -> signal-chain semiconductor. Compared with pipeline or delta-sigma ADCs, SAR parts excel at single-shot latency (no pipeline delay) and deterministic throughput, which makes them preferred for multiplexed control loops and event-triggered sampling where phase and timing are critical. Key electrical specifications include a 2.7V to 5.25V single supply, ±1 LSB INL (max), ±1 LSB DNL (max) with no missing codes, a SINAD of 61.6 dB at 5V supply, and a power dissipation of approximately 1.6 mW at 3V / 200 ksps. The device operates over the -40C to +85C industrial temperature range and exhibits excellent AC performance with THD typically below -76 dB, making it suitable for instrumentation, sensor read-out, and consumer audio processing chains. The internal 2.5V reference and sample-and-hold are factory-trimmed; designers need only an input RC network and a 0.1 uF decoupling capacitor at AVDD. A flexible serial interface operates in modes 0 and 4 (CPOL=0, CPHA=0 / CPOL=0, CPHA=1, with /CS controlled by the master). Two fully-differential input channels are time-multiplexed through the same successive-approximation loop, simplifying front-end filtering. Typical applications include portable industrial telemetry, HVAC sensor digitization, optical-module monitoring, multi-cell battery management system (BMS) data acquisition, consumer audio front-ends, and single-board embedded controllers that already have an MCU or DSP needing analog read-back. The wide supply range lets the part share 3.3V rails with common microcontrollers without level translation. When laying out, place the 1uF AVDD bypass capacitor as close to the AVDD pin as possible and route analog/digital grounds back to a single point to avoid switching noise corrupting the conversion result. When selecting this part over the pin-compatible ADC104S051 (12-bit) or ADC122S051 (12-bit, 200 ksps), verify whether the application needs 10-bit or 12-bit resolution and whether the maximum sample rate of 500 ksps must be preserved.

見積もり お問い合わせ
ADC102S051CIMMX/NOPB - 10-Bit 2-Ch 500ksps SAR ADC | Texas Instruments
ADC102S051CIMMX/NOPB

ADC102S051CIMMX/NOPB - 10-Bit 2-Ch 500ksps SAR ADC | Texas Instruments

The Texas Instruments ADC102S051CIMMX/NOPB is a 10-bit, 2-channel, low-power successive-approximation-register (SAR) analog-to-digital converter with a high-speed SPI/QSPI/MICROWIRE-compatible serial interface, housed in an 8-pin Mini-SOIC (VSSOP/MSOP) package. It supports a fully-specified sample-rate range of 200 ksps to 500 ksps, operates from a single +2.7V to +5.25V supply, and consumes 2.7 mW at 3V or 8.6 mW at 5V typical. An SAR ADC is a successive-approximation analog-to-digital converter that uses a binary-search algorithm against an internal precision DAC to digitize an analog input, one bit per clock cycle. SAR ADCs sit in the broader hierarchy of data converters (ADC -> Nyquist ADC -> SAR ADC -> mixed-signal IC -> semiconductor) and are valued for low latency, deterministic behavior, and excellent DC accuracy, making them the standard choice for multiplexed multi-channel data acquisition systems where small numbers of analog inputs must be digitized with predictable timing. Key features include two single-ended analog input channels with a multiplexer, an external reference input, a true differential input stage, and a straight-binary serial output that is SPI/QSPI/MICROWIRE/DSP-frame compatible. The device guarantees 10-bit no-missing-codes performance over the full sample-rate range, supports an industrial -40C to +85C operating range, and uses an external clock for the conversion process, enabling synchronization in multi-ADC systems. Typical applications include portable instrumentation, multi-channel data loggers, optical-module monitoring, point-of-load system monitoring, and embedded industrial control. Designers favor the ADC102S051 for systems that need more than one analog channel with deterministic latency, plus a serial interface that connects directly to microcontrollers and DSPs without glue logic. When laying out the PCB, place the 0.1uF decoupling capacitor as close as possible to the VDD pin and route the analog inputs as a differential pair (AIN+/AIN-) with a solid ground plane. Hold SCLK low during CS high to prevent spurious conversions and respect the tACQ and tCONV timing budgets in the manufacturer datasheet to retain full-throughput accuracy at 500 ksps. This page synthesizes distributor pricing, drop-in VSSOP-8 alternatives, and practical design guidance that complements the manufacturer datasheet, helping engineers shorten BOM validation and layout review cycles.

見積もり お問い合わせ
ADC102S101CIMM - 10-Bit 2-Ch 1Msps SAR ADC | Texas Instruments
ADC102S101CIMM

ADC102S101CIMM - 10-Bit 2-Ch 1Msps SAR ADC | Texas Instruments

The Texas Instruments ADC102S101CIMM is a 10-bit, 2-channel, 500 ksps-to-1 Msps successive-approximation-register (SAR) analog-to-digital converter housed in an 8-pin Mini-SOIC/MSOP (VSSOP) package. It operates from a single +2.7 V to +5.25 V supply and consumes only 3.9 mW at 3 V and 11.4 mW at 5 V, making it a low-power CMOS ADC with an SPI-/QSPI-/MICROWIRE-compatible serial interface. Per the TI product page, the converter is fully specified across a 500 ksps-to-1 Msps sample-rate span rather than at a single speed, simplifying design-in for variable-rate data-acquisition front ends. An ADC (analog-to-digital converter) is an integrated circuit that converts continuous analog voltages into discrete digital codes; SAR ADCs in particular use a binary-search algorithm against an internal DAC to resolve N bits in N clock cycles, combining low latency, deterministic conversion time, and excellent DC accuracy with no pipeline delay. Within the broader taxonomy, the ADC102S101 belongs to the precision-data-converter hierarchy: SAR ADC -> data converter -> signal-chain IC -> analog/mixed-signal semiconductor, sitting between slower integrating ADCs and higher-speed pipeline ADCs. Key specifications include 10-bit resolution, 2 single-ended analog input channels with an internal multiplexer, 1 Msps maximum sampling rate (fully specified down to 500 ksps), straight-binary serial data output, and an internal track-and-hold circuit. The wide 2.7 V-to-5.25 V supply range allows direct interface to 3.3 V or 5 V microcontrollers without level shifters, and the SPI-/QSPI-/MICROWIRE-compatible serial output drops straight into most modern MCUs and DSPs. The SAR architecture provides deterministic latency, low power consumption, and strong DC linearity, with an internal bandgap reference and oscillator on-chip. The 8-pin VSSOP footprint suits high-density PCB layouts, and the CMOS process enables low standby current for battery-powered or sleep-mode applications. Typical applications include portable instrumentation, industrial process control, sensor signal conditioning, factory-automation modules, and battery-powered data loggers. The wide supply range and low 3.9 mW at 3 V power budget make it especially attractive for handheld measurement devices. Designers should add a 0.1 microfarad bypass capacitor close to the supply pin and ensure the analog input stays within the common-mode range; the SPI clock should not exceed 10 MHz (max) to preserve conversion accuracy at full 1 Msps.

見積もり お問い合わせ
ADC102S101CIMMX - 10-Bit 1Msps 2-Ch SAR ADC | Texas Instruments
ADC102S101CIMMX

ADC102S101CIMMX - 10-Bit 1Msps 2-Ch SAR ADC | Texas Instruments

The Texas Instruments ADC102S101CIMMX is a 2-channel, 10-bit successive-approximation-register (SAR) analog-to-digital converter with a sample rate range of 500 ksps to 1 Msps, supplied in an 8-pin MSOP (also referenced as 8-VSSOP / MINI-SOIC / TSSOP-equivalent) surface-mount package. Operating from a single +2.7 V to +5.25 V supply, it draws 3.9 mW at 3 V and 11.4 mW at 5 V, making it one of the lowest-power dual-channel SAR ADCs in its speed class. A successive-approximation ADC is a type of data converter that performs a binary search through internal DAC switching to digitize an analog input one bit at a time per clock cycle. SAR ADCs are valued for their deterministic latency, lack of pipeline delay, and excellent DC accuracy, which is why they dominate precision industrial, instrumentation, and sensor-interface applications. Within the data-converter hierarchy, the ADC102S101 belongs to the SAR converter family, which sits under the broader categories of precision ADC -> ADC/DAC -> data-converter IC -> signal-chain semiconductor. Key specifications of the ADC102S101CIMMX include two single-ended analog input channels routed through an internal analog multiplexer, a high-speed SPI/QSPI/MICROWIRE-compatible serial output, ±1 LSB INL (typical) and ±1 LSB DNL (typical) at 10 bits, an analog input range of 0 V to VDD, and an operating temperature range of -40 °C to +85 °C (screening level: industrial). The reference voltage is taken from the supply pin (VDD), simplifying the external BOM to just decoupling capacitors. Power-down current is typically sub-microamp, supporting battery-powered duty-cycled designs. Architecture-wise, the device uses a charge-redistribution switched-capacitor DAC array combined with a precision comparator and SAR logic block. The track-and-hold front-end acquires the input in roughly 1.5 clock cycles, after which the conversion phase runs for 10 SAR clock cycles, yielding one conversion result every 16 SCLK cycles at full throughput. Typical applications for the ADC102S101CIMMX include multi-channel sensor monitoring in factory automation, temperature/pressure transducer digitizers, portable battery-powered instrumentation, simple data-logging front-ends, and general-purpose multi-channel analog monitoring in industrial control boards where low power and small PCB footprint are priorities. When designing with this part, ensure the analog input pins are driven from low-impedance sources and that VDD is heavily decoupled (typically 1 uF + 0.1 uF) close to the supply pin to prevent digital switching noise from corrupting conversion results. The SCLK input should be clean and free of ringing; a series-termination resistor close to the driving MCU pin is recommended for cables longer than a few centimeters. This page synthesizes distributor pricing (DigiKey, Mouser, Octopart), drop-in pin-compatible alternatives verified against TI's cross-reference tool, and practical design notes drawn from the manufacturer's datasheet typical-application section - content not consolidated on any single distributor page.

見積もり お問い合わせ
ADC102S101CIMMX/NOPB - 10-Bit 2-Channel 1Msps SAR ADC | TI
ADC102S101CIMMX/NOPB

ADC102S101CIMMX/NOPB - 10-Bit 2-Channel 1Msps SAR ADC | TI

The Texas Instruments ADC102S101CIMMX/NOPB is a 10-bit, 2-channel, successive-approximation-register (SAR) analog-to-digital converter with sampling rates from 500 ksps to 1 Msps, packaged in an 8-pin MiniSOIC/VSSOP. The converter features an internal track-and-hold circuit and an SPI-/QSPI-/MICROWIRE-/DSP-compatible high-speed serial interface, making it suitable for embedded and industrial data-acquisition front ends. Operating from a single 2.7 V to 5.25 V supply, it draws 3.9 mW at 3 V and 11.4 mW at 5 V while delivering straight-binary serial output over the full industrial temperature range of -40 °C to +85 °C. A successive-approximation ADC is a sampled-data converter that uses a binary-search algorithm and an internal capacitive charge-redistribution DAC to digitize an analog input one bit per clock cycle. SAR ADCs deliver deterministic latency, no-pipeline delay, and excellent dynamic performance for multiplexed multi-channel systems, which is why they dominate industrial instrumentation, motor control, and precision-sensor front ends. The ADC102S101 places two single-ended input channels behind an internal 2-to-1 analog mux, allowing a single serial interface to serve two sensors with deterministic per-channel acquisition. Key features include 10-bit resolution, 1 Msps maximum throughput, single 2.7 V to 5.25 V analog supply, low power consumption, an external reference option, and a shutdown mode that reduces current to microampere levels. The high-speed serial interface is compatible with SPI, QSPI, MICROWIRE and many DSP serial ports, allowing direct connection to microcontrollers and DSPs without glue logic. An external reference pin lets designers trade noise and scale for their analog input range, while internal sequencing keep single-shot logic simple. The 8-lead VSSOP (also known as MiniSOIC or MSOP) footprint is one of the smallest 8-pin SAR ADC packages available, and the industrial -40 °C to +85 °C rating supports factory-floor deployment. Designers should ensure the analog and digital grounds are joined at a single point near the converter, and that the input bandwidth and source impedance obey the datasheet's acquisition-time equations to avoid codes-dependent distortion. Typical applications include portable battery-powered instrumentation, industrial process control and PLC analog front ends, automotive sensor signal conditioning (non-safety), optical-sensor modules, and consumer audio/sensor signal acquisition. Decoupling should follow the typical-application section of the datasheet, with a 1 µF plus 0.1 µF combination on the supply pin and short, symmetric analog-trace routing to both input channels.

見積もり お問い合わせ