集積回路

サブカテゴリ

📁 ADC/DAC 2520 製品 📁 アンプIC 800 製品 📁 オーディオコーデック 16 製品 📁 オーディオIC 2 製品 📁 クロック＆タイミング 314 製品 📁 DSP 963 製品 📁 データ収集IC 2 製品 📁 デジタルポテンショメータ 4 製品 📁 ディスプレイドライバ＆コントローラ 1 製品 📁 FPGA & CPLD 6666 製品 📁 インターフェースIC 1603 製品 📁 LEDドライバ 1 製品 📁 ロジックIC 305 製品 📁 メモリIC 875 製品 📁 マイクロコントローラ 18756 製品 📁 マイクロプロセッサ 4 製品 📁 モータドライバ 1 製品 📁 その他 1 製品 📁 Sensor and Detector Interfaces 1 製品 📁 専用IC 15 製品 📁 ビデオIC 13 製品

製品 (32865)

ADC122S101CIMM - 12-Bit 1MSPS 2-Ch SAR ADC | Texas Instruments
ADC122S101CIMM

ADC122S101CIMM - 12-Bit 1MSPS 2-Ch SAR ADC | Texas Instruments

The Texas Instruments ADC122S101CIMM is a 12-bit, 2-channel, successive-approximation-register (SAR) analog-to-digital converter with a maximum sampling rate of 1 MSPS, housed in an 8-pin VSSOP (MSOP-8) package. It accepts two single-ended analog inputs and provides serialized digital output through an SPI/SSI-compatible interface, operating from a single 5 V analog supply with a separate digital supply range of 2.7 V to 5.25 V. An SAR ADC is a type of data converter that uses a binary search through successive test voltages to resolve the input voltage into a digital code, with one conversion cycle per clock. SAR ADCs are favored over delta-sigma and pipeline types when low latency, deterministic sampling, and compact package size are priorities - placing them in the hierarchy of data converters (SAR ADC -> ADC -> data converter IC -> signal chain -> mixed-signal semiconductor). Key features include guaranteed 12-bit resolution across the 500 ksps to 1 MSPS sample-rate range, low power consumption of approximately 1.4 mW at 1 MSPS with a 3 V supply, an internal 2.5 V reference, and an operating temperature range of -40 °C to +85 °C. The device uses a pseudo-differential input topology and integrates an input track-and-hold amplifier to support AC input signals beyond the Nyquist bandwidth. The architecture pairs a charge-redistribution capacitive DAC with a high-speed comparator and SAR control logic. Conversion results are clocked out MSB-first on the falling edge of SCLK through a single DOUT pin, with a chip-select (CS) pin enabling multi-device SPI bus sharing. Typical applications include portable instrumentation, motor control feedback loops, optical sensor digitizers (photodiodes, position encoders), consumer audio front ends, and industrial process-control analog front ends. The combination of low power, small footprint, and SPI compatibility makes it suitable for micro-controller-based designs where PCB area and software simplicity are at a premium. When designing with this device, allocate a 1 ms acquisition time and at least a 10 nF decoupling capacitor on AVDD; also tie unused analog inputs to AVDD or AGND to avoid floating-input bias-current drift and degraded noise performance. This page synthesizes distributor pricing, drop-in same-family and same-package alternatives, and practical design notes not found in the manufacturer datasheet alone.

見積もり お問い合わせ
ADC122S706CIMTX - Dual 12-bit 1 MSPS Simultaneous-Sampling SAR ADC | Texas Instruments
ADC122S706CIMTX

ADC122S706CIMTX - Dual 12-bit 1 MSPS Simultaneous-Sampling SAR ADC | Texas Instruments

The Texas Instruments ADC122S706CIMTX is a dual 12-bit, 500 kSPS to 1 MSPS simultaneous-sampling successive-approximation (SAR) analog-to-digital converter housed in a 14-pin TSSOP (PW) package. It features two fully differential analog input channels sampled on the same clock edge to preserve relative phase information, an external reference from 1.0 V to VA, and dual high-speed serial data outputs formatted as binary two's complement that are compatible with SPI, QSPI, MICROWIRE, and many common DSP serial interfaces. Industrial temperature operation is guaranteed from -40°C to +105°C with clock input rates from 8 MHz to 16 MHz. An SAR ADC is a successive-approximation-register analog-to-digital converter that uses a binary-search algorithm against an internal precision DAC to digitize an input voltage in N clock cycles (where N is the resolution in bits). Within the broader converter hierarchy, the SAR architecture sits between flash converters (fastest, lowest resolution) and sigma-delta converters (slowest, highest resolution), offering an attractive speed-to-resolution trade-off with no pipeline latency and excellent DC accuracy. The simultaneous-sampling dual-channel variant specifically targets applications where the relative phase between two channels carries information, such as motor control, power-line monitoring, and multi-axis vibration sensing. The ADC122S706 operates from a single 2.7 V to 5.5 V analog supply (VA) and a separate 2.7 V to VA digital supply (VD), allowing direct connection to low-voltage DSPs or FPGAs without level translation. The wide external reference range (1.0 V to VA) and true-differential inputs (VIN+ / VIN-) improve common-mode noise rejection in industrial environments. The serial interface operates up to 20 MHz SCLK, and the dual simultaneous data output pins reduce firmware overhead. The 14-pin TSSOP package has a 4.40 mm body width and is rated for the industrial -40°C to +105°C range. Typical applications include motor current and voltage monitoring in industrial drives, three-phase power-metering front ends, multi-phase power-conversion feedback, vibration analysis for condition-based monitoring, sonar beamforming arrays, and simultaneous temperature/voltage acquisition in instrumentation. The dual simultaneous-sampling inputs directly remove inter-channel phase skew, simplifying downstream DSP. When designing with this device, place 0.1 µF decoupling capacitors as close as possible to both VA and VD supply pins, use a low-noise low-dropout regulator for VA, and ensure the reference bypass capacitor matches the datasheet recommendation to avoid conversion gain error.

見積もり お問い合わせ
ADC122S709CIMTX/NOPB - 12-Bit 1MSPS 2-Ch SAR ADC | Texas Instruments
ADC122S709CIMTX/NOPB

ADC122S709CIMTX/NOPB - 12-Bit 1MSPS 2-Ch SAR ADC | Texas Instruments

The Texas Instruments ADC122S709CIMTX/NOPB is a 12-bit, 1 MSPS, dual-channel successive-approximation-register (SAR) analog-to-digital converter with an SPI/QSPI/MICROWIRE-compatible serial interface, housed in a 14-pin TSSOP (PW) package. It operates from a single 2.7 V to 5.25 V supply, features two analog input channels that share the same ADC core through an internal 2:1 mux, and provides true-differential inputs for noise-immune measurement of small signals in industrial and instrumentation systems. An SAR ADC is a type of data acquisition converter that uses a binary-search algorithm against an internal precision DAC to convert each analog sample to a digital code in a fixed number of clock cycles, one conversion per cycle. SAR converters sit within the broader hierarchy of analog-to-digital converters -> data converters -> signal chain ICs -> semiconductors, and are prized for low-latency, deterministic conversion - a requirement in motor-control loops, multiplexed sensor arrays, and digital control systems where every sample must be acquired at a known instant with no pipeline delay. Key features include ±1 LSB (max) INL/DNL, no missing codes at 12 bits, a wide input common-mode range that supports single-ended and differential signals from 0 V to VREF, an external reference input (1.0 V to VDD), and a low 2.5 mW typical power dissipation at 3 V. The serial interface supports clock rates up to 50 MHz and daisy-chains multiple devices on a single CS line. An on-chip oscillator simplifies low-pin-count designs, while the hardware CNVST pin enables precise sampling-time control for synchronous multi-channel acquisition. Typical applications include multi-axis motor control, multi-cell battery monitoring, industrial process-control front-ends, programmable logic controller (PLC) analog modules, optical-module bias control, and medical instrumentation signal acquisition. The 14-pin TSSOP footprint is hand-solderable for prototypes and supports standard 1.27 mm SOIC-compatible land patterns. When designing with this part, observe that the input bandwidth and acquisition time depend on the source impedance and external driving amplifier. A low-impedance input buffer (below 50 ohms) is required at high throughput to settle the internal sample-and-hold within the acquisition phase. The REF pin requires a low-ESR 10 uF ceramic bypass capacitor placed within 5 mm of the pin to meet published linearity specifications. This page synthesizes distributor pricing across three major channels, drop-in alternative MPNs, and applied design notes not consolidated in the manufacturer datasheet alone.

見積もり お問い合わせ
ADC1243D125HD-C1 - Dual 12-bit 125MSPS ADC | Renesas
ADC1243D125HD-C1

ADC1243D125HD-C1 - Dual 12-bit 125MSPS ADC | Renesas

The Renesas ADC1243D125HD-C1 is a dual-channel 12-bit analog-to-digital converter sampling at 125 MSPS per channel, integrated in a thermally-pad HLQFN-56 surface-mount housing. The device provides a 2-channel simultaneous-sampling front-end aimed at communications, medical imaging, and defense-quality signal-chain applications where low latency and deterministic sampling skew are required. Each channel integrates its own sample-and-hold and pipelined quantizer, allowing time-correlated acquisition on both inputs at the full per-channel conversion rate. According to the Renesas (formerly IDT) product descriptor on Mouser, the part is qualified with the -C1 automotive/extended-temperature flow. An ADC (Analog-to-Digital Converter) is a mixed-signal integrated circuit that translates a continuous-time analog voltage on its input into a discrete-time binary codeword at its output. Within the broader data-acquisition hierarchy, the ADC sits between the analog front-end (amplifiers, anti-alias filters) and the digital domain (FPGA, ASIC, DSP, or processor), and is itself a member of the converter family that includes DACs (DACs, digital-to-analog converters), simultaneous-sampling ADCs, and delta-sigma ADCs. A pipelined ADC such as this one uses a cascade of low-resolution stages to amortize conversion work across clock cycles, trading a fixed pipeline latency for high throughput at moderate power. Key features include 12-bit native resolution (no missing codes), 125 MSPS maximum conversion rate per channel, LVDS-compatible differential output interfaces, and an integrated input buffer that simplifies the analog front-end. The pipelined converter core is paired with an internal reference and on-chip sample-and-hold amplifiers, removing the need for an external reference or per-channel track-and-hold. The 56-pin HLQFN package exposes an exposed thermal pad that provides a low thermal-resistance path to the PCB copper, supporting sustained multi-channel operation. The part operates from a single 3.3 V analog supply and a separate 3.3 V (or 1.8 V selectable) digital supply, allowing isolation between the noisy digital domain and the analog converter core. Typical applications include multi-carrier software-defined radio receivers, medical ultrasound beam-formers, radar intermediate-frequency (IF) digitizers, and high-speed test and measurement digitizers. In each case, the ADC1243D125HD-C1's 12-bit resolution and 125 MSPS per-channel rate provide enough dynamic range and bandwidth for the front-end while keeping latency deterministic for downstream DSP. When designing with this part, observe the recommended input common-mode bias and impedance-matching topology - the LVDS output interface requires 100-differential termination at the receiver. Decouple the AVDD and DRVDD rails close to the package with 100 nF and 10 uF capacitors to prevent converter noise from corrupting the analog front-end.

見積もり お問い合わせ
ADC1243D160HD-C1 - Dual 12-bit 160MSPS ADC, 56-HLQFN | Renesas
ADC1243D160HD-C1

ADC1243D160HD-C1 - Dual 12-bit 160MSPS ADC, 56-HLQFN | Renesas

The Renesas Electronics (formerly IDT) ADC1243D160HD-C1 is a dual-channel, 12-bit analog-to-digital converter sampling at up to 160 MSPS per channel, packaged in a 56-pin HLQFN (heat-sink leaded QFN) with exposed thermal pad. The device is targeted at communications, instrumentation, and medical imaging front-ends where two matched ADC channels and high spurious-free dynamic range are required. A pipelined ADC (analog-to-digital converter) is a high-speed quantizer that uses multiple cascaded low-resolution stages to digitize an analog input with low latency at high sample rates; it sits within the broader hierarchy of data converter -> signal conditioning IC -> data acquisition -> mixed-signal semiconductor. Pipelined ADCs are favored over successive-approximation (SAR) parts for sampling rates above ~10 MSPS because the conversion latency is fixed and the analog front-end bandwidth scales with the process node. Dual-channel parts like the ADC1243D160HD-C1 integrate two matched cores so that I/Q or differential signal pairs can be sampled with deterministic gain and offset matching. Key features of the ADC1243D160HD-C1 include a 12-bit resolution, 160 MSPS maximum sampling rate per channel, dual simultaneous-sampling channels, LVDS-compatible digital outputs for low EMI, an internal reference, and a 56-lead HLQFN package with exposed thermal pad for thermal relief. The HLQFN package offers a compact footprint with low thermal resistance, allowing sustained 160 MSPS operation without external heatsinking in properly designed boards. Architecturally, the device uses a multi-stage pipelined architecture with proprietary digital error correction to achieve low spurious content at high input frequencies. The dual cores share a common clock and reference, giving channel-to-channel matching suitable for diversity receivers and direct-conversion I/Q sampling. The LVDS output interface reduces EMI in dense digital systems and eases fan-out into FPGAs. Typical applications include wireless base-station receivers, multi-carrier GSM/EDGE/LTE digitizers, radar and electronic-warfare front-ends, medical ultrasound beamformers, and high-speed instrumentation such as digital oscilloscopes and spectrum analyzers. In all of these use cases, the dual matched channels with LVDS outputs reduce board complexity by removing the need for a second discrete ADC. When designing with this part, use a clean low-noise analog supply and a separate quiet digital supply; place the decoupling capacitors within 5 mm of the supply pins and provide a solid ground plane beneath the exposed pad. Ensure the LVDS output traces are length-matched within 1 mm to maintain channel-to-channel skew budget. This page synthesizes distributor pricing, same-package drop-in alternatives (including the faster 200 MSPS ADC1243D200HD-C1), and practical design notes not consolidated on the manufacturer product page.

見積もり お問い合わせ
ADC1243D200HD-C1 - 12-bit Dual 200MSPS ADC HLQFN-56 | Renesas
ADC1243D200HD-C1

ADC1243D200HD-C1 - 12-bit Dual 200MSPS ADC HLQFN-56 | Renesas

The Renesas ADC1243D200HD-C1 is a dual-channel, 12-bit pipelined analog-to-digital converter sampling at 200 MSPS per channel, housed in a 56-pin HLQFN (Heat-sink Low-profile Quad Flat-pack No-lead) package. According to the Renesas (formerly IDT) product brief, the converter targets high-IF sampling receivers, digital oscilloscopes, and instrumentation where dual simultaneous channels are required. An ADC (analog-to-digital converter) is a data-acquisition component that samples continuous analog waveforms and quantizes them into digital codes at a defined sample rate. A pipelined ADC, the architecture used here, interleaves multiple low-resolution stage conversions to achieve high throughput at moderate power. Dual-channel ADCs like the ADC1243D200HD-C1 sample two independent inputs simultaneously, which is essential for I/Q baseband, diversity receivers, and multi-channel test sets where phase and gain must be matched between channels. Key features include 12-bit resolution, 200 MSPS sampling per channel, dual simultaneous sampling, low-latency LVDS digital output, and a built-in analog input buffer. The HLQFN-56 package provides an exposed die-pad that reduces junction-to-ambient thermal resistance (RθJA), supporting full-speed dual-channel operation without external heatsinking in properly laid-out PCBs. The architecture uses a multi-stage pipelined front end with internal reference and on-chip input termination. Each channel is independently calibrated, which suppresses integral non-linearity (INL) drift across temperature. The device accepts differential analog inputs centered around a common-mode voltage and presents them to an LVDS-compatible output bus, easing interface to FPGAs and ASICs. Typical applications include digital oscilloscope front ends, vector signal analyzer capture stages, multi-channel wireless test equipment, medical imaging receivers, and radar/sonar pre-processors. The 200 MSPS per-channel rate captures first-IF and second-IF bandwidths used in modern communications test. Design consideration: route LVDS outputs with controlled-impedance 100 Ω differential pairs and keep the analog input traces length-matched between the two channels to preserve gain/phase tracking. Use a solid ground plane under the exposed pad to maximize heat extraction. This page consolidates Renesas/IDT datasheet parameters, distributor availability, drop-in alternative parts, and engineering design notes that go beyond the basic product brief.

見積もり お問い合わせ
ADC1243D250HD-C1 - Dual 12-bit 250 MSPS ADC | Renesas
ADC1243D250HD-C1

ADC1243D250HD-C1 - Dual 12-bit 250 MSPS ADC | Renesas

The Renesas Electronics ADC1243D250HD-C1 is a dual-channel 12-bit analog-to-digital converter sampling at 250 MSPS per channel, housed in a 56-pin HLQFN package. It combines high-speed pipeline architecture with low-jitter clock input and parallel LVDS-compatible data outputs, making it suitable for high-IF digital receivers and instrumentation. What is a high-speed pipeline ADC? A pipeline ADC is a type of analog-to-digital converter that uses a cascaded series of low-resolution flash stages interleaved with sample-and-hold amplifiers and DACs. Each stage resolves a few bits and passes the residue to the next stage, producing both high sampling rates (tens to hundreds of MSPS) and good spurious-free dynamic range. Pipeline ADCs sit within the broader data-converter IC family, occupying the middle ground between successive-approximation ADCs (lower speed, higher resolution) and flash ADCs (highest speed, lowest resolution). They are the dominant architecture in communications infrastructure, medical imaging, and radar. Key features include dual-channel simultaneous sampling at 250 MSPS, 12-bit resolution with excellent linearity, a 1.5 GHz analog input bandwidth, and integrated input buffer option. The device supports single-ended or differential analog inputs and provides offset binary or two's complement digital output coding. The HLQFN-56 package offers a thermally enhanced bottom-exposed pad enabling operation across the industrial -40C to +85C temperature range. The ADC1243D250HD-C1 uses a calibrated multi-stage pipeline core with proprietary linearity correction and on-chip dither, achieving an SNR typically above 67 dBFS and SFDR above 80 dBc at low input frequencies. The internal reference simplifies board design by eliminating external reference circuitry, while preserving the option to drive an external reference for best DC accuracy. Typical applications include wireless base-station receivers, medical ultrasound beamformers, radar and lidar intermediate-frequency sampling, and high-end test and measurement instrumentation. The dual-channel synchronous sampling makes the device ideal for I/Q demodulation where two ADCs must sample a quadrature signal pair at exactly the same instant. When laying out the PCB, treat the analog and digital grounds as separate planes joined at a single point near the exposed paddle, and place the input coupling capacitors immediately adjacent to the input pins. The internal reference mode reduces external BOM cost but the reference decoupling capacitor must remain close to the REF pin. This page synthesizes distributor pricing, pin-compatible Renesas alternatives, comparison with cross-brand dual 12-bit ADCs, and practical design notes not found in the manufacturer datasheet alone.

見積もり お問い合わせ
ADC12451CIJ - 12-Bit+Sign SAR ADC w/ S/H, 83ksps | Texas Instruments
ADC12451CIJ

ADC12451CIJ - 12-Bit+Sign SAR ADC w/ S/H, 83ksps | Texas Instruments

The Texas Instruments ADC12451CIJ is a 12-bit plus sign CMOS successive-approximation analog-to-digital converter with on-chip sample-and-hold, dynamic self-calibration, and an auto-zero cycle, housed in a 24-pin ceramic DIP (CDIP-24) through-hole package. It delivers a sampling rate of up to 83 ksps, parallel digital interface, and operates from a single +5 V analog supply with digital supply flexibility, while supporting an industrial -40C to +85C temperature range. The part's dynamic specifications (SNR, THD) are tested and guaranteed at production, which is unusual for a SAR ADC and significantly simplifies incoming-test procedures. Key features include a self-calibration cycle that corrects linearity, zero-scale, and full-scale errors on demand, an Auto-Zero mode that minimizes drift, differential nonlinearity typically better than 0.5 LSB, and a track-and-hold with a 1.5 MHz input bandwidth. The parallel output interface simplifies connection to legacy microprocessors, DSPs, and FPGA data acquisition blocks, while the through-hole ceramic DIP package suits instrumentation, military, and aerospace retrofits where hermetic packaging is required. The ADC12451 uses a charge-redistribution SAR architecture with a calibrated switched-capacitor DAC, a high-gain comparator, and an on-chip clock, eliminating the need for external timing components. Self-calibration is performed via a simple digital command sequence, after which the part stores correction coefficients in internal latches; this allows the converter to maintain specified linearity across the full operating temperature range without periodic user recalibration. Typical applications include industrial process control data acquisition boards, precision instrumentation front-ends, medical diagnostic equipment, military/aerospace signal-conditioning modules, and legacy replacement of older 12-bit ADCs in existing through-hole designs. The combination of self-calibration, parallel interface, and hermetic CDIP-24 package makes it especially attractive for new designs where long-term stability and reduced board-level recalibration are critical. When designing with this device, ensure the analog and digital supplies are well decoupled and that the input signal source can drive the switched-capacitor sample-and-hold within the acquisition window. Calibrate the part after power-up and after any significant temperature excursion to maintain published linearity performance. For new designs that can accept SMD packages, modern pin-compatible SAR ADC alternatives with similar 12-bit+sign performance may offer smaller footprint and lower cost.

見積もり お問い合わせ
ADC124S021CIMM - 4-Ch 12-Bit 50-200 kSPS SAR ADC | Texas Instruments
ADC124S021CIMM

ADC124S021CIMM - 4-Ch 12-Bit 50-200 kSPS SAR ADC | Texas Instruments

The Texas Instruments ADC124S021CIMM is a 4-channel, 12-bit successive-approximation-register (SAR) analog-to-digital converter with a high-speed serial interface, offered in a 10-pin VSSOP (DGS / MSOP-equivalent) package. It operates from a single 2.7 V to 5.25 V supply, samples at 50 ksps to 200 ksps, and uses a power-saving design that scales consumption with throughput. The /NOPB suffix confirms lead-free, Pb-free termination. An ADC (analog-to-digital converter) is an integrated circuit that converts continuous analog voltages into discrete digital codes. Within the data-converter hierarchy, SAR ADCs use a binary-search algorithm with a high-speed comparator and a switched-capacitor DAC to achieve deterministic latency and excellent DC accuracy without pipeline delay, making them the preferred architecture for multiplexed multi-channel data acquisition, precision measurement, and motor/encoder feedback. Key features of the ADC124S021 include four single-ended input channels multiplexed into a shared track/hold, an SPI/QSPI/MICROWIRE-compatible serial interface, true-differential inputs on each channel pair via pseudo-differential sampling, ±1 LSB INL (max), DNL (no missing codes), and a low 2.3 mA (typical at 3 V) supply current that drops with reduced throughput. The wide supply range allows direct connection to 3.3 V microcontrollers without level shifters. Internally, the device uses a charge-distribution SAR core with on-chip track/hold and an internal reference structure that supports both internal 2.5 V (4.5 V supply) reference modes and an external reference mode. This flexibility allows designers to trade noise, absolute accuracy, and channel count against PCB simplicity. The architecture guarantees zero pipeline latency, which simplifies event-driven sampling and closed-loop control. Typical applications include multi-channel data-acquisition systems, industrial process control, portable instrumentation, battery monitoring, optical sensor front-ends, and embedded system analog expansion. Any design that needs to digitize 2 to 4 sensors with good DC accuracy and modest speed is a strong fit. A key design consideration is decoupling: place a 0.1 µF ceramic bypass capacitor within 5 mm of the VDD pin and a 10 µF bulk capacitor on the supply rail. Route analog and digital grounds on a split plane with a single-point tie beneath the IC. Verify that the SPI clock idles low (CPOL = 1, CPHA = 0) to match the ADC124S021's timing. This page synthesizes distributor pricing, validated drop-in alternatives (same-brand TI family first, then cross-brand parts from the verified web data), and practical layout guidance not found in the manufacturer datasheet alone.

見積もり お問い合わせ
ADC124S021CIMMX - 12-Bit 200kSPS 4-Ch SAR ADC | Texas Instruments
ADC124S021CIMMX

ADC124S021CIMMX - 12-Bit 200kSPS 4-Ch SAR ADC | Texas Instruments

The Texas Instruments ADC124S021CIMMX is a 12-bit, 4-channel, successive-approximation-register (SAR) analog-to-digital converter with a sample rate range of 50 ksps to 200 ksps, housed in a 10-pin mini-SOIC/MSOP-style VSSOP (DGS) package supplied on tape and reel. It integrates one ADC core, four analog input channels, and a high-speed SPI/QSPI/MICROWIRE-compatible serial interface, allowing direct connection to common microcontrollers and DSPs without glue logic. SAR ADCs are a class of Nyquist-rate converters that perform a binary search against a precision DAC internal to the IC, producing a single conversion result per request at deterministic latency. They sit in the broader hierarchy: ADC -> data converter -> mixed-signal IC -> semiconductor. Compared to delta-sigma ADCs, SAR converters are preferred when the application needs wide bandwidth, single-shot acquisition, low latency, and synchronous sampling across multiple channels. Within TI's ADC portfolio, the ADC124S021 belongs to the low-power, multi-channel, <500 ksps SAR family. Key features include 12-bit resolution with no missing codes, a 50 to 200 ksps guaranteed sample-rate range (clocked through a fixed SCLK-to-CONV ratio), four single-ended input channels multiplexed to a common ADC core, an external reference input, low power consumption (typically under 4 mW at 200 ksps), and an operating temperature range of -40°C to +85°C. The wide supply range (2.7 V to 5.25 V analog, 2.7 V to VDD digital) suits both 3.3 V and 5 V microcontroller families. Technically, the device uses a charge-redistribution DAC with a sample-and-hold front end. Because the converter is specified across its full sample-rate window rather than at a single fCLK, designers can trade throughput for power. The serial interface uses CS, SCLK, DOUT, and DIN lines, with the ADC acting as a serial slave; multiple devices can share a bus by unique chip-select control. This simplifies multi-channel expansion beyond the four internal channels. Typical applications include portable industrial data loggers, multi-sensor front ends, motor control feedback loops, battery-powered instrumentation, and medical point-of-care devices. Any 4-channel, low-to-medium speed, general-purpose digitization task with a serial interface fits this part. The wide -40°C to +85°C industrial temperature range also supports factory-floor and outdoor enclosures. When laying out a PCB with this converter, place the reference bypass capacitor (typically 10 µF) close to the REF pin and keep the analog inputs short and guarded. Provide a clean low-noise analog supply; if the source impedance exceeds a few hundred ohms, add an input buffer because SAR ADCs draw transient current on the input capacitor during acquisition. This page synthesizes distributor stock state, exact VSSOP-10 alternatives, and practical SAR layout guidance that the manufacturer datasheet alone does not aggregate in one place.

見積もり お問い合わせ
ADC124S051CIMM - 4-Ch 12-Bit 500kSPS SAR ADC | Texas Instruments
ADC124S051CIMM

ADC124S051CIMM - 4-Ch 12-Bit 500kSPS SAR ADC | Texas Instruments

The Texas Instruments ADC124S051CIMM is a 4-channel, 12-bit successive-approximation-register (SAR) analog-to-digital converter with a high-speed SPI/QSPI/MICROWIRE-compatible serial interface, offered in a 10-pin VSSOP (DGS) package. It samples between 200 kSPS and 500 kSPS, supports a single 2.7V-to-5.25V analog supply, and consumes only 1.55 mW at 200 kSPS, making it well suited to low-power data-acquisition front ends. What is a SAR ADC? A successive-approximation-register analog-to-digital converter is a precision data converter that resolves a sampled analog input one bit per clock cycle against an internal DAC and comparator. In the broader taxonomy, the ADC124S051 belongs to the SAR ADC family, which sits within successive-approximation ADCs, data converters, signal-chain ICs, and finally the semiconductor category. SAR ADCs are prized for deterministic latency, low power, and excellent DC accuracy, which is why they dominate multiplexed low-channel-count instrumentation, sensor readouts, and embedded control applications. Key features of this device include a true-differential input pair (CH1+/CH1-, CH2+/CH2-) configured as four pseudo-differential single-ended channels, an external reference input (VREF, 1V to VDD), a hardware-/software-shutdown pin (SHDN) that drops quiescent current to 0.06 µA, and pin-compatible scaling from 8-bit (ADC084S051) to 12-bit (ADC124S051). The part operates from -40°C to +85°C and ships in the miniature 10-pin VSSOP package that fits on a 3 mm × 3 mm land pattern. Architecturally, the device combines an on-chip sample-and-hold amplifier, a charge-redistribution SAR core, an internal oscillator, and an SPI-compatible serial output. The factory-trimmed internal reference is not used here; an external 2.5 V reference is typical. Latency is one conversion clock period, which simplifies digital control loops that need deterministic sampling. Typical applications include portable patient monitors, industrial multi-sensor modules, factory automation backplanes, battery-management telemetry, optical-module monitoring, and 4-20 mA loop digitizers. Pairing the ADC124S051 with an external 2.5 V reference such as the TI REF3025 and an op-amp driver such as the OPA2333 delivers 12-bit accurate readings across a -40°C to +85°C industrial envelope. A practical design tip: route the VREF trace as a guard trace and place the 10 µF plus 0.1 µF decoupling combination within 5 mm of the VREF pin. Avoid switching the analog multiplexer into a >0.4 µF charged capacitive load directly to minimize kickback errors. If mid-scale accuracy at 500 kSPS matters more than full-rate throughput, dithering the input by one LSB reduces noise-folded errors. This page synthesizes distributor pricing, drop-in pin-compatible alternatives, and practical design notes that go beyond the manufacturer's datasheet and are not aggregated on competing distributor listings.

見積もり お問い合わせ
ADC124S051CIMMX - 12-Bit 500kSPS 4-Ch SAR ADC | Texas Instruments
ADC124S051CIMMX

ADC124S051CIMMX - 12-Bit 500kSPS 4-Ch SAR ADC | Texas Instruments

The Texas Instruments ADC124S051CIMMX is a low-power, four-channel 12-bit successive-approximation-register (SAR) analog-to-digital converter with a high-speed serial (SPI/QSPI/MICROWIRE-compatible) interface, specified over a 200 ksps to 500 ksps sample-rate range and housed in a 10-pin VSSOP (Mini Small Outline) package. An SAR ADC (Successive-Approximation-Register Analog-to-Digital Converter) is a type of data converter that uses a binary-search algorithm and a low-power internal DAC to digitize an analog input in N clock cycles (where N is the resolution). SAR converters sit in the broader hierarchy of analog-to-digital converters (ADCs) -> data converters -> mixed-signal ICs -> semiconductor. Compared to delta-sigma and pipeline ADCs, SAR parts offer deterministic latency, no pipeline delay, low power consumption, and excellent DC accuracy, making them the dominant architecture for multiplexed multi-channel applications up to a few MSPS. Key specifications include 500 kSPS maximum throughput, four single-ended analog input channels multiplexed by an internal sequencer, a single-ended external reference tied to the supply voltage (AVDD reference mode), 4-channel sequential sampling with one ADC core, and -40C to +85C industrial-temperature-range operation. The serial output is daisy-chain-capable, enabling multiple ADC124S051 devices on one SPI bus without an external decoder. The device uses a charge-redistribution SAR architecture with an internal sample-and-hold, achieving 12-bit resolution with no missing codes, low aperture jitter, and excellent AC performance at the 200-500 kSPS throughput window. The supply voltage (2.7V to 5.25V) doubles as the reference, simplifying the bill of materials but binding noise performance directly to AVDD quality. Typical applications include optical networking monitoring, industrial process control data acquisition, multi-zone temperature acquisition, handheld instrumentation, and consumer audio/video processing. Designers favour the part for its small 10-pin VSSOP footprint when four channels of moderate-speed 12-bit conversion are needed and board area is constrained. When designing with this part, treat the analog supply (AVDD) as the reference: a clean AVDD with adequate local decoupling (10 uF bulk + 0.1 uF ceramic) is essential. For best DC linearity, drive the four inputs with a low-impedance amplifier; at higher source impedance, throughput must be reduced to allow the internal acquisition window to settle fully. This page synthesizes distributor pricing, drop-in compatible variants (same 10-VSSOP family), and practical PCB-layout guidance not found in the manufacturer datasheet alone.

見積もり お問い合わせ
ADC124S101CIMMX - 4-Ch 12-Bit 500ksps-1Msps SAR ADC | TI
ADC124S101CIMMX

ADC124S101CIMMX - 4-Ch 12-Bit 500ksps-1Msps SAR ADC | TI

The Texas Instruments ADC124S101CIMMX is a 4-channel, 12-bit successive-approximation register (SAR) analog-to-digital converter with a high-speed serial (SPI/QSPI/MICROWIRE-compatible) interface, packaged in a 10-pin VSSOP (DGZ). It supports a specified sample-rate range of 500 ksps to 1 Msps and operates from a 2.7 V to 5.25 V single supply, drawing approximately 2.2 mW of power at 3 V supply and 1 Msps. A SAR ADC is a successive-approximation analog-to-digital converter that uses a binary-search loop, comparing the input against a capacitive DAC bit by bit, to produce a digital code in N clock cycles for N bits of resolution. SAR ADCs occupy a well-defined tier in the data-converter hierarchy: ADC -> SAR ADC -> successive-approximation converter -> data converter -> data acquisition IC -> signal chain -> mixed-signal semiconductor. They are valued for deterministic latency, no pipeline delay, low power consumption, and excellent DC accuracy, which makes them the workhorse of multiplexed low-to-medium-speed precision measurement. Key features of the ADC124S101CIMMX include four single-ended analog input channels routed through an internal 4:1 multiplexer, an external SCLK up to 20 MHz giving up to 1 Msps throughput, true-differential inputs with the supply acting as the reference, a separate AGND/DGND split with a dedicated REF pin internally tied to VDD, and an operating temperature range of -40C to +85C. The 10-pin VSSOP footprint is the same as the legacy MSOP-10, suitable for space-constrained instrumentation. Architecturally, the converter is built on a CMOS process with a charge-redistribution CDAC, a comparator, and an SAR control state machine. Because the supply voltage is also used as the reference, the datasheet explicitly notes that any noise on VDD will degrade noise performance; therefore a clean, well-bypassed supply is mandatory. Typical applications include portable instrumentation and battery-powered data loggers, multi-zone temperature monitoring with thermistors/RTDs, factory automation sensor front ends, motor-current/voltage monitoring, optical encoders, and low-cost multiplexed analog front ends for microcontrollers without integrated ADC channels. The wide 2.7 V to 5.25 V supply range also supports 3.3 V and 5 V MCU ecosystems directly. When designing with this device, place the 1 nF and 10 uF bypass capacitors as close to the VDD pin as possible and keep the analog inputs short and symmetrically placed to minimize crosstalk between MUX channels. Channel-to-channel crosstalk, ENOB at full rate, and INL/DNL figures must be evaluated against the system dynamic range budget. This page synthesizes distributor pricing, drop-in pin-compatible alternatives, and practical design notes not found in a single source on the manufacturer datasheet.

見積もり お問い合わせ
ADC1251CIJ - 12-Bit+Sign Self-Calibrating SAR ADC | Texas Instruments
ADC1251CIJ

ADC1251CIJ - 12-Bit+Sign Self-Calibrating SAR ADC | Texas Instruments

The Texas Instruments ADC1251CIJ is a 12-bit plus sign, self-calibrating, successive-approximation analog-to-digital converter with on-chip sample-and-hold, packaged in a 24-pin ceramic DIP (24-CDIP). It converts a single analog input channel at a maximum sampling rate of 83 kSPS and presents the conversion result plus sign bit through a parallel word interface. The device integrates zero-scale and full-scale self-calibration logic that, on command, corrects internal offsets and scale error, and is fabricated in CMOS technology for low power dissipation. An SAR ADC (Successive Approximation Register Analog-to-Digital Converter) is a converter architecture that resolves each input sample in N successive bit-trial cycles, using an internal DAC, comparator, and digital register. SAR ADCs are valued in data-acquisition systems for their deterministic latency, single-shot accuracy without pipeline delay, and predictable behavior on multiplexed or burst-mode inputs. The ADC1251 sits in the precision industrial-measurement segment of the data-converter hierarchy: SAR -> ADC -> data converter -> signal-chain IC -> semiconductor. Key features of the ADC1251CIJ include 12-bit plus sign resolution, 83 kSPS maximum sampling rate, on-chip sample-and-hold amplifier, self-calibration on demand, parallel-word digital output, and CMOS low-power design. Operating from -40C to +85C industrial temperature range, the part accepts bipolar analog input ranges when properly referenced and is suitable for environments that require stable, repeatable conversion accuracy over time without external trimming. The internal architecture pairs a capacitive-charge-distribution DAC with an on-chip comparator and a self-calibration state machine. The calibration cycle stores correction coefficients that are applied on every conversion, reducing offset drift and scale error to levels that would otherwise require periodic manual trimming. The parallel-word output connects directly to microprocessors, DSPs, or external latches, simplifying interface hardware. Typical applications include industrial process control loops, precision weigh-scale and load-cell digitizers, data-logging front-ends, multichannel instrumentation panels, and medical monitoring front-ends. The ceramic DIP package supports through-hole assembly preferred in legacy, high-reliability, and military-temperature systems. When designing with the ADC1251CIJ, take care to bypass the analog supply pins close to the package with both bulk and ceramic capacitors, keep analog and digital ground returns separated until they meet at one star point, and issue a calibration command after power-up and after any large temperature change to maintain specified accuracy. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found in the manufacturer datasheet alone.

見積もり お問い合わせ
ADC128S052CIMT - 12-Bit 500kSPS 8-Ch SAR ADC | Texas Instruments
ADC128S052CIMT

ADC128S052CIMT - 12-Bit 500kSPS 8-Ch SAR ADC | Texas Instruments

The Texas Instruments ADC128S052CIMT is a 12-bit, 500-kSPS, 8-channel successive-approximation-register (SAR) analog-to-digital converter with single-ended inputs and an SPI/QSPI/MICROWIRE-compatible serial interface, housed in a 16-pin TSSOP (PW) package. It operates from a single 2.7V to 5.25V analog supply, supports 8 single-ended input channels through an internal analog multiplexer, and delivers 8-, 12-, or 16-bit SPI read transactions for flexible host-side post-processing. A SAR ADC is a type of analog-to-digital converter that uses a binary-search successive-approximation algorithm against a precision DAC and comparator to digitize an input signal in a fixed number of clock cycles per conversion. SAR ADCs are valued in the broader data-converter family for deterministic latency, no pipeline delay, excellent DC accuracy, and very low power consumption compared with delta-sigma or pipeline architectures, making them the default choice for multiplexed multi-channel industrial and instrumentation sampling at rates up to ~1 MSPS. Key features of the ADC128S052CIMT include 500 kSPS maximum throughput (200 kSPS to 500 kSPS specified range), an integrated 8-channel analog input multiplexer, a low-power CMOS process with 16 external connections, and an industrial operating temperature range of -40C to +125C. Its small 16-pin TSSOP footprint and 1.5 mW typical power at 3V supply make it suitable for space-constrained, multi-sensor designs. The architecture is based on a charge-redistribution SAR core with a guaranteed-no-missing-codes 12-bit digital output and a precision internal reference. The serial digital interface supports standard SPI, MICROWIRE, and QSPI modes so it can connect directly to most microcontrollers and DSPs without glue logic. An external 5V-or-3V rail and a 10 uF decoupling capacitor are all that is required for operation, simplifying BOM and layout. Typical applications include multi-sensor data acquisition systems, industrial process control and PLC analog input modules, portable battery-powered measurement equipment, optical sensor monitoring modules, and HVAC or building-automation analog front-ends. Its 8-channel input multiplexer makes it especially attractive when several sensors must be polled by a single microcontroller ADC resource. When designing with this part, ensure adequate input-to-input channel switching settling time (typically a few microseconds) for high-impedance source signals, and place a 0.1 uF ceramic decoupling capacitor as close as possible to the AVDD pin. Drive the analog inputs through low-impedance buffers (op-amp or dedicated ADC driver) for full 12-bit accuracy, since the internal sampling capacitor charges directly from the source in a single conversion cycle. This page synthesizes distributor pricing, drop-in same-package alternatives, and practical design notes that consolidate the information most engineers need before placing an order for the ADC128S052CIMT.

見積もり お問い合わせ
ADC12C080CISQ - 12-Bit 80MSPS Pipelined ADC | Texas Instruments
ADC12C080CISQ

ADC12C080CISQ - 12-Bit 80MSPS Pipelined ADC | Texas Instruments

The Texas Instruments ADC12C080CISQ is a 12-bit, 80-MSPS, single-channel pipelined analog-to-digital converter housed in a 32-pin WQFN (5x5 mm) package with exposed thermal pad. It features a 1.0 GHz full-power input bandwidth, internal reference and sample-and-hold circuit, low power consumption, data-ready output output, and clock cycle stabilizer, operating from a single +3.0V supply with a power-down mode. According to the TI product page, the device delivers 12-bit digital output at sampling rates up to 80 Mega Samples Per Second (MSPS), and is also spec'd to operate at 65 MSPS for low-power applications. An ADC (Analog-to-Digital Converter) is a mixed-signal integrated circuit that converts continuous analog voltage signals into discrete digital codes at a specified sample rate. The ADC12C080 is specifically a pipelined ADC, which uses a multi-stage architecture to achieve high sample rates (tens to hundreds of MSPS) at moderate resolution (10-14 bits). Pipelined ADCs occupy a key position in the data converter hierarchy: ADC -> pipelined ADC -> data converter -> mixed-signal IC -> semiconductor. They are widely used in communications, imaging, and instrumentation where speed is more critical than extreme precision. Key features of the ADC12C080CISQ include a 1.0 GHz full-power input bandwidth that preserves signal integrity for wideband IF undersampling, an internal 1.0V reference that eliminates external reference components, a clock duty cycle stabilizer that maintains ADC performance over a wide range of input clock duty cycles, and an integrated sample-and-hold circuit. The device supports both CMOS-compatible digital outputs and operates across the industrial temperature range of -40C to +85C. The 32-pin WQFN package provides a small footprint suitable for portable and space-constrained designs. Architecturally, the ADC12C080 uses a multi-stage pipelined converter core with proprietary error correction to achieve 12-bit linearity without laser trimming. The high-bandwidth front-end sample-and-hold and the duty cycle stabilizer combine to enable direct IF sampling at frequencies up to several hundred MHz, making the part well-suited for communications receiver IF digitisation. Typical applications for the ADC12C080CISQ include IF sampling in software-defined radio (SDR) receivers, ultrasound imaging front-ends, portable instrumentation such as handheld oscilloscopes and digital multimeters, CCD imaging digitisation in industrial cameras, and baseband signal acquisition in communications test equipment. The wide input bandwidth makes it especially suitable for undersampling RF signals without requiring explicit down-conversion stages. When designing with the ADC12C080CISQ, use a low-noise, low-jitter clock driver to feed the CLK input because aperture jitter directly impacts SNR at high input frequencies. The exposed thermal pad must be soldered to a sufficiently large ground copper pour to maintain the rated thermal performance. This page synthesises distributor pricing, drop-in 32-WQFN alternatives, and practical pipelined-ADC design notes not aggregated in the manufacturer datasheet alone.

見積もり お問い合わせ
ADC12C105CISQ - 12-Bit 105MSPS 1GHz BW ADC | Texas Instruments
ADC12C105CISQ

ADC12C105CISQ - 12-Bit 105MSPS 1GHz BW ADC | Texas Instruments

The Texas Instruments ADC12C105CISQ is a 12-bit, 105-MSPS analog-to-digital converter with a 1.0-GHz input bandwidth, housed in a 32-pin WQFN (5x5) package. It features a single-channel pipelined architecture, 1.0 GHz full-power input bandwidth, and LVDS/CMOS-compatible digital outputs designed for high-speed signal acquisition in communications, imaging, and instrumentation systems. An analog-to-digital converter (ADC) is a data converter integrated circuit that translates continuous-time analog signals into discrete digital codes, enabling microprocessors, FPGAs, and DSPs to process real-world phenomena such as RF waveforms, sensor outputs, and video signals. Within the semiconductor hierarchy, an ADC sits below the broader category of data converters (which also includes DACs), itself a sub-family of mixed-signal ICs. Pipelined ADCs such as the ADC12C105CISQ are favored for sample rates from a few MSPS to several hundred MSPS because they balance high throughput with low power consumption per conversion. Key features of the ADC12C105CISQ include 105 MSPS guaranteed sampling rate, 1.0 GHz analog input bandwidth for undersampling of IF/RF signals, internal reference, low-latency pipelined core, and an industrial -40C to +85C operating range. The device operates from a single 2.7V to 3.6V analog supply and a separate 1.6V to 3.6V digital supply, providing flexibility for mixed-voltage FPGA/ASIC interfaces. Architecturally, the ADC12C105CISQ uses a multi-stage pipelined front end with internal sample-and-hold, gain stage, and digital error correction to produce clean 12-bit codes at full speed. The wide input bandwidth allows direct IF sampling, which simplifies the analog signal chain by eliminating down-conversion stages in many receiver designs. Typical applications include digital oscilloscopes, communications test equipment, IF sampling for software-defined radio (SDR), medical imaging front ends, and high-speed data acquisition cards. Designers should provide low-noise, well-bypassed analog and digital supplies, a properly terminated differential clock, and controlled-impedance PCB routing of the LVDS/CMOS data bus to realize the rated ENOB and SFDR at 105 MSPS.

見積もり お問い合わせ
ADC12D040CIVSX/NOPB - 12-Bit 40MSPS Dual A/D Converter | TI
ADC12D040CIVSX/NOPB

ADC12D040CIVSX/NOPB - 12-Bit 40MSPS Dual A/D Converter | TI

The Texas Instruments ADC12D040CIVSX/NOPB is a dual 12-bit, 40 MSPS analog-to-digital converter with 600 mW typical power dissipation, housed in a 64-pin TQFP (10x10 mm) surface-mount package and supplied on tape and reel. The converter operates from a single +3.3V analog supply while accepting digital I/O levels down to +2.4V for glueless host interfacing with low-voltage FPGAs and ASICs. An analog-to-digital converter (ADC) is a mixed-signal integrated circuit that samples a continuous-time analog waveform and outputs a discrete digital code per sample, forming the critical bridge between the analog front end (sensors, transducers, RF stages) and the digital signal-processing back end (DSP, FPGA, microcontroller). The pipelined architecture family, to which the ADC12D040 belongs, interleaves low-resolution flash sub-stages with sample-and-hold residue amplifiers to deliver tens-of-MHz conversion rates at moderate (10-14 bit) resolution while keeping per-sample power significantly lower than full-flash architectures. Key headline specifications include 12-bit resolution, 40 MSPS sampling rate per channel (two independent channels), 600 mW typical power consumption, internal or external voltage reference, and on-chip sample-and-hold on each input. The pipelined architecture produces a fixed deterministic latency and supports simultaneous sampling on both channels, which is essential for quadrature (I/Q) signal processing. On the digital side, separate analog (AVDD) and driver (DRVDD) supply pins allow the parallel CMOS output bus to swing between 2.4V and the analog rail, simplifying connection to 1.8V-3.3V FPGA banks without level shifters. The integrated sample-and-hold and input multiplexer (single-ended or differential) relax analog front-end design. Typical applications include digital oscilloscopes and waveform digitizers, communications receivers and IF sampling stages, medical imaging front ends, CCD/CIS imaging digitizers, and radar/sonar baseband acquisition. The dual-channel synchronous operation also suits multi-antenna diversity receivers where matched timing matters. When designing with this part, allocate a continuous ground-return path under the analog input traces and place the 0.1 uF + 10 uF decoupling combination within 3 mm of each AVDD pin. Drive the analog inputs in true differential mode whenever possible; this maximizes SFDR and minimizes even-order distortion that directly limits ADC dynamic range. This page synthesizes distributor pricing, drop-in tape-and-reel packaging alternatives, and practical design notes not found in the manufacturer datasheet alone.

見積もり お問い合わせ
ADC12D1000RFIUT - 12-Bit 1/2 GSPS RF-Sampling ADC | Texas Instruments
ADC12D1000RFIUT

ADC12D1000RFIUT - 12-Bit 1/2 GSPS RF-Sampling ADC | Texas Instruments

The Texas Instruments ADC12D1000RFIUT is a 12-bit, dual 1.0 GSPS or single 2.0 GSPS RF-sampling analog-to-digital converter (ADC) housed in a 292-ball thermally enhanced BGA package (27 x 27 mm). It supports direct RF sampling of input frequencies up to and above 2.7 GHz, eliminating the need for analog downconversion stages in many wideband receiver designs. The device is qualified over the industrial temperature range of -40C to +85C and offers LVDS outputs compatible with IEEE 1596.3-1996, including programmable common-mode voltage for flexible digital interfacing. An RF-sampling ADC (also called a GSPS ADC) is a type of high-speed analog-to-digital converter designed to digitize signals in the first, second, or higher Nyquist zone, allowing direct sampling of modulated RF carriers without an intermediate frequency (IF) stage. Within the broader converter hierarchy, an RF-sampling ADC sits above the kilomsample/sec successive-approximation (SAR) class and above the megasample/sec pipelined class; it is a sub-category of the wider data-converter IC family, which itself belongs to the signal-chain and power-management domain. Eliminating mixers, LO synthesizers, and anti-alias filters reduces BOM cost, board area, and design complexity in radar, electronic warfare, and broadband communication systems. Key features include folding and interpolating architecture for low-power operation, dual-channel mode with selectable DES (double-edge sampling) mode, integrated input buffer with adjustable full-scale range, and on-chip calibration to maintain linearity across temperature. The ADC supports 1:1 or 1:2 demultiplexed LVDS output modes with synchronized data, clock, and frame signals. According to the manufacturer datasheet, the device achieves excellent SFDR and SNR performance across the full input bandwidth, simplifying wideband receiver signal chains. Typical applications include radar and lidar front-end digitizers, broadband satellite and microwave communication receivers, electronic-warfare signal-intelligence systems, test-and-measurement digitizers and oscilloscopes, and software-defined radio (SDR) baseband digitizers. Designers should note that 1.0/2.0 GSPS operation requires very careful PCB layout for the analog inputs, clock, and LVDS outputs to preserve the rated ENOB and SFDR.

見積もり お問い合わせ
ADC12D2000RFIUT - 12-Bit 4 GSPS Dual ADC, 292-BGA | Texas Instruments
ADC12D2000RFIUT

ADC12D2000RFIUT - 12-Bit 4 GSPS Dual ADC, 292-BGA | Texas Instruments

The Texas Instruments ADC12D2000RFIUT is a 12-bit dual-channel analog-to-digital converter sampling at up to 4 GSPS in single-channel mode or 2 GSPS per channel in dual-channel mode, housed in a 292-ball BGA (27x27 mm) package. It uses a folding and interpolating architecture with on-chip input buffering, delivering 3.5 GHz full-power input bandwidth while maintaining 9.5 ENOB at 200 MHz input. The /NOPB suffix variant adds lead-free / Pb-free terminal finish for RoHS-compliant assembly. A built-in calibration engine, LVDS output interface, and DDR-compatible clocking simplify back-end FPGA or ASIC capture, while the 1:1/1:2 selectable demultiplexer modes let designers trade channel density against sample rate. A high-speed ADC (analog-to-digital converter) is a mixed-signal integrated circuit that samples continuous-time analog waveforms and outputs discrete digital codes at the Nyquist rate or above. Within the data-converter hierarchy, this part is a flash-assisted folding and interpolating ADC, which sits between full-flash converters (fastest, lowest resolution) and pipelined ADCs (highest resolution, several clock latency). It is a member of the broader mixed-signal IC family, used wherever wideband analog content - radar IF, digital oscilloscope's acquisition front-end, or software-defined radio baseband - must be digitized with high spurious-free dynamic range. Key features include 4/2/1 GSPS configurable sampling, 2.7 GHz usable analog input bandwidth, 64-tap digital gain and offset correction per channel, and an internal precision calibration routine that corrects inter-stage gain and timing mismatches at power-up. The LVDS outputs are organized as four DDR data buses per channel, easing FPGA capture at 500 MHz DDR. The BGA design provides matched data-channel-to-die clock lengths, minimizing sample-to-sample skew. This part uses a folding-and-interpolating front end rather than pipelined gain stages, which gives sub-microsecond latency suitable for radar-based event timing. The architecture also allows the system clock to be adjusted without altering the analog front end, simplifying multi-board synchronization through TI's SYSREF-style input. Typical applications include radar and lidar receivers, digital oscilloscope communications, wideband satellite baseband, and military signal-intelligence capture platforms. The On-vehicle collision-avoidance radar at 76-81 GHz, after downconversion to a 1-2 GHz IF, requires an ADC with at least 1.5 GSPS and 9 ENOB - the ADC12D2000 satisfies both with margin to spare. Communication test equipment (vector signal analyzers, spectrum analyzers) uses the same part to capture multi-MHz modulated carriers directly at IF. When designing with this device, pay particular attention to differential analog input layout, LVDS data routing length matching, and decoupling strategy on the 1.9 V and 1.2 V supply rails. The exposed-pad BGA design requires thermal vias under the die to keep junction temperature within the -40 to +85 °C industrial range. Use the proprietary calibration API after every power-cycle to align gain and offset, and run LVDS termination to 100 ohm differential at every receiver. This page synthesizes distributor pricing, BGA-compatible drop-in alternatives, and practical design notes not found in the manufacturer datasheet alone - including cross-brand equivalents and a parameter-by-parameter comparison table for fast selection.

見積もり お問い合わせ
ADC12DC080CISQE/NOPB - Dual 12-Bit 80MSPS ADC | Texas Instruments
ADC12DC080CISQE/NOPB

ADC12DC080CISQE/NOPB - Dual 12-Bit 80MSPS ADC | Texas Instruments

The Texas Instruments ADC12DC080CISQE/NOPB is a dual 12-bit, 80 MSPS analog-to-digital converter with CMOS outputs, packaged in a 60-pin WQFN (9x9 mm) with exposed thermal pad. It integrates two independent 12-bit pipelined ADC channels capable of simultaneously converting two analog input signals at 80 million samples per second each, and is specified for industrial temperature operation from -40C to +85C. An analog-to-digital converter (ADC) is an integrated circuit that transforms continuous analog voltage signals into discrete digital codes at a defined sample rate. Dual ADCs are widely used in communications, imaging, and test-and-measurement systems where two matched channels are required for I/Q demodulation, diversity reception, or differential measurements. The ADC12DC080 sits within the broader hierarchy of data-converter ICs, which also includes single-channel ADCs, DACs, and codec ICs. As a pipelined converter it sits between successive-approximation (SAR) and flash architectures in the speed-resolution trade-off, offering 12-bit resolution at sample rates unattainable by SARs yet with lower power than full flash designs. Key features include two simultaneously-sampled 12-bit inputs, an 80 MSPS conversion rate per channel, parallel CMOS digital outputs, and a single 3.3V supply. The 60-WQFN package with exposed pad keeps the thermal resistance at 30 C/W (per the published datasheet), allowing continuous dual-channel operation without additional heatsinking. Input common-mode support and internal reference circuitry simplify board-level design. The pipelined architecture incorporates multi-stage conversion with digital error correction, achieving low differential non-linearity (DNL) and integral non-linearity (INL) across the input range. Each stage produces a sub-code that is combined with residue amplification for the next stage, with latency on the order of several clock cycles - a typical trade-off versus SAR ADCs which offer single-cycle latency but lower sample rate. Typical applications include portable ultrasound imaging front-ends, IF/baseband signal digitisation in communications receivers, dual-channel data acquisition modules, and bench-top test instrumentation. The dual matched channels are particularly valuable in I/Q signal chains and differential measurement systems where channel-to-channel gain and offset matching directly determine image-rejection or common-mode rejection performance. When designing with this part, place the input coupling capacitors and the reference bypass network as close to the analog pins as possible, and use a solid ground plane under the exposed pad to meet the 30 C/W theta_JA figure. A low-jitter clock source is required to preserve the SNR performance at the 80 MSPS full rate. This page synthesises distributor pricing, drop-in alternative listings and practical design notes that complement the manufacturer datasheet, with all values cross-checked against the verified web data.

見積もり お問い合わせ
ADC12DL040CIVS - Dual 12-Bit 40 MSPS 3V ADC | Texas Instruments
ADC12DL040CIVS

ADC12DL040CIVS - Dual 12-Bit 40 MSPS 3V ADC | Texas Instruments

The Texas Instruments ADC12DL040CIVS is a dual, low-power monolithic CMOS analog-to-digital converter that simultaneously converts two analog input channels into 12-bit digital words at 40 MSPS per channel, housed in a 64-pin TQFP (PAG) 10x10 mm package. The device operates from a single +3.0 V analog supply, draws 210 mW typical power, and integrates dual internal sample-and-hold circuits plus an internal reference to minimize external BOM. What is a pipelined ADC? A pipelined analog-to-digital converter is a high-speed ADC architecture that processes input samples through a cascade of low-resolution flash stages with inter-stage digital error correction. Pipelined ADCs occupy the middle ground between flash converters (highest speed, highest power) and successive-approximation register (SAR) ADCs (lower speed, lower power), making them the dominant architecture for communications baseband, IF sampling, CCD imaging, and multi-channel data acquisition where tens of MSPS at 8-14 bits are required. The ADC12DL040CIVS sits firmly in this niche as a dual-channel, 12-bit, 40 MSPS converter. Key features include 69 dB typical SNR at fIN = 10 MHz, 85 dB typical SFDR at fIN = 10 MHz, ±0.3 LSB typical DNL, 2.4 V to 3.6 V digital output driver supply for flexible interfacing to lower-voltage FPGAs/ASICs, a duty cycle stabilizer for robust performance with non-50% clock duty cycles, a power-down mode, and a multiplexed output mode that places both channels on a single 12-bit bus. Industrial temperature range operation spans -40 °C to +85 °C. The ADC12DL040 uses a switched-capacitor pipelined architecture with proprietary digital correction logic. Each channel contains an input sample-and-hold amplifier, a switched-capacitor multiplying-DAC front end, and successive flash stages producing 12-bit latency-corrected outputs. The internal precision reference is trimmed at the factory and is not user-adjustable, simplifying PCB layout while ensuring channel-to-channel gain matching within ±0.5 %. Typical applications include IF/baseband sampling in communications receivers, dual-channel CCD imaging digitizers, medical ultrasound beamformers, portable test and measurement instruments, and multi-axis industrial data acquisition systems. The dual-channel integration halves board area versus two discrete single-channel ADCs and guarantees matched AC performance between channels. When designing with this part, drive the analog inputs with a low-impedance op-amp buffer (such as the THS4631 or LMH6624) to avoid sample-and-hold distortion. The 50 Ω clock input is critical: drive it from a low-jitter source (sub-ps RMS) to maximize SNR at high input frequencies. Decouple AVDD and DVDD separately with 0.1 µF ceramic + 10 µF tantalum capacitors placed within 5 mm of each supply pin. This page synthesizes distributor pricing, drop-in alternatives within the 64-pin TQFP footprint, and practical design notes not found in the manufacturer datasheet alone.

見積もり お問い合わせ
ADC12DL040CIVSX - Dual 12-Bit 40 MSPS ADC | Texas Instruments
ADC12DL040CIVSX

ADC12DL040CIVSX - Dual 12-Bit 40 MSPS ADC | Texas Instruments

The Texas Instruments ADC12DL040CIVSX is a dual-channel, 12-bit, 40-MSPS pipelined analog-to-digital converter housed in a 64-pin TQFP (PAG) package measuring 10x10 mm. It operates from a single 3V analog supply, dissipates approximately 210 mW of power, and integrates two synchronized ADC channels that share a common reference and clock. Each channel delivers 12-bit resolution at sampling rates up to 40 MSPS, with internal sample-and-hold circuits and on-chip reference voltage. An ADC (analog-to-digital converter) is an integrated circuit that samples continuous analog signals and converts them into discrete digital words for downstream processing by FPGAs, DSPs, or microcontrollers. A dual, pipelined ADC like the ADC12DL040 contains two interleaved sample-and-hold stages followed by multi-stage pipeline quantizers, allowing high sampling rates at moderate power consumption. ADCs sit at the boundary between the analog and digital domains in every signal acquisition system, and their noise, linearity, and spurious-free dynamic range (SFDR) directly set the achievable system-level signal-to-noise ratio. Key differentiating specifications of the ADC12DL040 include 12-bit resolution, 40 MSPS sampling rate per channel, 3V single supply, 210 mW total power dissipation (105 mW per channel), and an integrated input sample-and-hold amplifier. The part is offered in the industrial temperature range of -40C to +85C and interfaces to digital systems through a parallel CMOS output bus, simplifying connections to standard FPGAs and DSPs. The 64-TQFP (PAG) footprint is the standard TI package for this ADC family. The pipelined architecture allows the device to maintain low latency while delivering 12-bit resolution at 40 MSPS. Internal reference design and dual-channel synchronization simplify PCB layout and reduce the external component count, which helps designers achieve deterministic channel-to-channel sampling for I/Q signal processing and beamforming. Combined with the 3V single-rail operation, the part is well suited for portable and cost-sensitive imaging and communications systems. Typical applications of the ADC12DL040CIVSX include IF/RF signal digitizing in communications receivers, image and video acquisition front-ends, multi-channel data acquisition systems in industrial test equipment, ultrasound and medical imaging front-ends, portable instrumentation, and dual-channel I/Q baseband sampling for software-defined radio. When designing with this ADC, ensure that input traces are length-matched and that the analog input is driven by a low-impedance, bandwidth-appropriate amplifier. The 3V analog supply must be low-noise and well decoupled because supply noise directly couples into the converter's analog input and degrades SNR. Consult TI application notes for pipelined ADC clock distribution and input-driver selection. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes on the ADC12DL040CIVSX that are not gathered in any single manufacturer publication.

見積もり お問い合わせ
ADC12DL065CIVS - Dual 12-Bit 65 MSPS ADC | Texas Instruments
ADC12DL065CIVS

ADC12DL065CIVS - Dual 12-Bit 65 MSPS ADC | Texas Instruments

The Texas Instruments ADC12DL065CIVS is a dual-channel, 12-bit, 65 MSPS analog-to-digital converter housed in a 64-lead TQFP (10x10 mm) industrial-grade package. It converts analog input signals into 12-bit digital words at up to 65 Megasamples per second per channel, drawing approximately 360 mW of power from a 3.3 V analog supply. The dual-channel pipelined architecture enables simultaneous sampling for coherent I/Q or matched-channel acquisition, while a separate digital I/O supply rail (2.4 V to 3.3 V) eases connection to modern low-voltage FPGAs and processors. An ADC (analog-to-digital converter) is a mixed-signal integrated circuit that samples a continuous-time analog voltage and produces a discrete digital code proportional to the input amplitude. Pipelined ADCs in particular use a cascade of low-resolution stage ADCs, residue amplifiers, and digital correction logic to achieve high sample rates at low power. The ADC12DL065CIVS belongs to the broader family of CMOS data converters, sitting alongside successive-approximation (SAR) and delta-sigma ADCs in the signal-chain hierarchy. Key features of the ADC12DL065CIVS include dual 12-bit resolution at 65 MSPS per channel, an integrated input multiplexer that supports single-channel operation at 65 MSPS or dual-channel operation at 32.5 MSPS per channel, on-chip sample-and-hold, and low differential nonlinearity (DNL). The industrial operating range of -40 °C to +85 °C and the exposed-pad package provide stable thermal performance. Per the manufacturer datasheet, the digital outputs are CMOS-compatible, simplifying connections to 0-3.3 V logic. Typical applications include communications basestation IF digitizers, instrumentation digitizers, medical imaging front-ends, and video/IF sampling in consumer set-top boxes. The pipelined architecture makes this device particularly suited to wideband capture where high spurious-free dynamic range (SFDR) and signal-to-noise ratio (SNR) matter. When designing with this part, allocate separate analog and digital ground planes to minimize digital-to-analog coupling, place the input coupling network as close as possible to the analog input pins, and decouple each supply pin with a 0.1 µF ceramic capacitor in parallel with a 10 µF bulk capacitor. This page synthesizes distributor pricing, drop-in alternatives, and practical layout guidance for the ADC12DL065CIVS that complement the manufacturer datasheet.

見積もり お問い合わせ