集積回路

サブカテゴリ

📁 ADC/DAC 3,100+ 製品 📁 アンプIC 1,900+ 製品 📁 オーディオコーデック 18 製品 📁 オーディオIC 2 製品 📁 クロック＆タイミング 670+ 製品 📁 Comparator ICs 1 製品 📁 DSP 1,100+ 製品 📁 データ収集IC 2 製品 📁 デジタルポテンショメータ 4 製品 📁 ディスプレイドライバ＆コントローラ 1 製品 📁 FPGA & CPLD 7,300+ 製品 📁 インターフェースIC 3,400+ 製品 📁 LEDドライバ 1 製品 📁 ロジックIC 460+ 製品 📁 メモリIC 870+ 製品 📁 マイクロコントローラ 20,000+ 製品 📁 マイクロプロセッサ 4 製品 📁 モータドライバ 1 製品 📁 その他 1 製品 📁 Sensor and Detector Interfaces 1 製品 📁 専用IC 15 製品 📁 ビデオIC 14 製品

製品 (39,000+)

EPM5192JI-1 - 192-Macrocell MAX 5000 PLD | Intel / Altera
EPM5192JI-1

EPM5192JI-1 - 192-Macrocell MAX 5000 PLD | Intel / Altera

The Intel / Altera EPM5192JI-1 is a high-density, high-speed CMOS UV-erasable programmable logic device (PLD) from the classic MAX 5000 family, delivering 192 macrocells, 64 user I/O lines plus 7 dedicated inputs, and a 55 ns propagation delay in a 84-pin ceramic/Windowed J-lead (JLCC) package. It is designed for 5 V systems, operates from 4.5 V to 5.5 V, and uses 12 interconnected Logic Array Blocks (LABs) arranged in the classic MAX architecture. The '-1' speed grade designates the slowest of the EPM5192 family grades, prioritizing density and low cost over maximum toggle rate, while the 'JI' suffix indicates the industrial-temperature ceramic JLCC package. The device is one-time or UV-erasable rather than in-system programmable, making it suitable for mature production designs that are no longer expected to change but require high logic density at the lowest unit cost. A Programmable Logic Device (PLD) is an integrated circuit whose logic function is defined by on-chip configuration rather than fixed wiring. Within the programmable logic hierarchy, the EPM5192JI-1 sits in the 'high-density PLD' category, between small SPLDs (PAL/GAL) and modern FPGAs. The MAX 5000 family uses a CMOS EPROM cell to store the fuse map, giving it non-volatile configuration but requiring a UV window for erasure. Conceptually it belongs to: PLD -> high-density PLD -> MAX 5000 family -> CMOS UV-erasable -> 5 V industrial-logic IC. This hierarchy is helpful when the part is being redesigned into a newer CPLD or FPGA. Key features include 192 macrocells organized into 12 LABs, 71 total inputs (64 I/O + 7 dedicated), a single 5 V supply rail, 55 ns pin-to-pin propagation delay through the AND/OR array, and tristateable output macrocells with programmable output enable. The macrocell architecture provides a programmable AND array feeding a fixed OR term, with one flip-flop per macrocell for registered logic. The device is also characterized for parallel in-system programming through a dedicated JTAG-style test pin set on programming hardware. Architecturally the EPM5192JI-1 uses the MAX second-generation AND/OR/flip-flop structure with 12 LABs and global interconnect; each LAB contains 16 macrocells sharing product-term allocation. The CMOS EPROM process gives non-volatile configuration and strong ESD tolerance but no in-system reprogrammability; design changes require UV erasure through the package window and a standard EPROM programmer. Typical applications include legacy industrial controllers, glue-logic replacement for multiple 74LS/74F TTL parts in 5 V backplanes, address decoding and interrupt steering in older VME/ISA systems, avionics and military subsystems that depend on JAN-qualified ceramic packaging, and long-lifecycle production boards where redesign into a modern CPLD/FPGA is not economically justified. The 'JI' industrial-temperature grade makes the device usable in -40 C to +85 C environments. When designing with this part, verify the timing model against the published 55 ns tPD figure for combinatorial paths and budget additional margin for registered outputs through the macrocell flip-flop. Because the configuration is UV-erasable, plan for an external windowed package or a programming socket during development, and never attempt in-field reprogramming. For new designs consider modern 5 V-tolerant MAX II or MAX V CPLDs as drop-in compatible replacements where pinout allows. This page synthesizes distributor stock, parametric comparisons, and practical design notes - including a parameter-by-parameter comparison table and 6 typical applications - that go beyond the original Altera datasheet and the typical distributor listing.

見積もり お問い合わせ
EPM5192JI-2 - Altera MAX 5000 EPLD, 192 Macrocells | Intel FPGA
EPM5192JI-2

EPM5192JI-2 - Altera MAX 5000 EPLD, 192 Macrocells | Intel FPGA

The Altera EPM5192JI-2 is a high-speed, high-density erasable programmable logic device (EPLD) from the legacy MAX 5000 family, providing 192 macrocells in a 68-pin ceramic J-lead ceramic (JLCC) package with commercial temperature grading. According to the Altera datasheet indexed at alldatasheet.com (52-page document), the device integrates up to 192 macrocells, 384 product terms, and 12 dedicated input pins, delivering deterministic combinational and registered logic capacity for glue-logic and bus-interface consolidation on legacy industrial and telecom platforms. What is an EPLD / MAX 5000 device? An Erasable Programmable Logic Device (EPLD) is a class of programmable logic that preceded modern FPGAs and CPLDs; the Altera MAX 5000 family uses EPROM-based macrocells with a sum-of-products architecture and a programmable interconnect array (PIA). In the broader taxonomy, EPLDs sit between classic PALs/GALs and modern CPLDs/FPGAs, with the MAX 5000 positioned as a high-density bridge product. Each macrocell contains a programmable AND/OR array, a flip-flop, and an output enable, providing flexible logic implementation in a non-volatile (UV-erasable) silicon form factor. Key features include 192 macrocells delivering up to 5,000 usable gates, 12 dedicated inputs with input registers, 192 flip-flops, propagation delays in the '-2' speed grade, and a programmable interconnect array that routes any macrocell output to any other macrocell. The device also offers user-configurable macrocell flip-flops (D, T, JK, SR), output enable per macrocell, and pin-compatible migration across the MAX 5000 family for design portability. Technically, the MAX 5000 architecture separates logic from routing: macrocell logic blocks feed a global PIA that distributes signals across the device, eliminating the routing bottlenecks of earlier PAL architectures. The '-2' speed grade reflects a specific tPD/tCO window versus the slower '-1' grade and faster (none) grades, allowing designers to trade speed for power. Programming is performed via a standard Altera programming hardware using the legacy A+ or MAX+ development tools. Typical applications include bus-interface bridges in legacy VME/cPCI backplanes, industrial PLC glue logic, telecommunications line-card control, address decoding and wait-state generation in 80x86/Motorola systems, and replacement of discrete TTL/CMOS logic in mature designs. The non-volatile (EPROM) cell technology means no external configuration memory is required, simplifying BOM and boot-time. When designing with this device, note that ceramic JLCC packages are increasingly hard to source as the industry transitions to plastic and lead-free variants; verify long-term availability before committing to a new design. Designers should also plan for UV erasure time if iterative prototyping is anticipated. All programming and verification should follow the manufacturer datasheet procedures to avoid cell-stress damage.

見積もり お問い合わせ
EPM5192JM - 192-Macrocell MAX 5000 UV PLD, 55ns | Altera
EPM5192JM

EPM5192JM - 192-Macrocell MAX 5000 UV PLD, 55ns | Altera

The Altera EPM5192JM is a 192-macrocell UV-erasable Programmable Logic Device (PLD) from the Altera MAX 5000 family, packaged in an 84-pin ceramic JLCC (windowed) housing with 55 ns propagation delay. It is built on a CMOS process and operates from a single 4.5 V to 5.5 V supply (nominal 5 V), offering 64 user I/O lines plus 7 dedicated inputs for a total of 72 input channels. The 'J' designator indicates a ceramic, metal-sealed, cofired chip carrier with a quartz window that allows the device to be erased by exposure to ultraviolet light and re-programmed in a standard EPROM programmer, while the 'M' designator indicates the military/industrial operating temperature range. A Programmable Logic Device (PLD) is a digital integrated circuit whose logic function and interconnect topology are defined by on-chip programmable fuses, antifuses, or floating-gate memory cells rather than by fixed mask layers. PLDs occupy the middle ground between small discrete glue-logic ICs and high-density Field-Programmable Gate Arrays (FPGAs), historically used for state machines, address decoding, bus interface logic, and peripheral glue in microprocessor systems. The MAX 5000 family is the second-generation UV-erasable CMOS PLD family from Altera, taxonomically a sibling of the classic PAL/GAL architectures but with a higher macrocell count and a more capable product-term steering matrix; in the modern taxonomy it sits as UV-PLD -> CPLD-class -> programmable logic -> digital IC -> semiconductor. Key features of the EPM5192JM include 192 macrocells organized as shared product-term logic, 64 bidirectional I/O pins grouped around the die periphery, 7 dedicated input pins for high-fanout clock and global enable signals, 55 ns pin-to-pin propagation delay (tPD), and a TTL-compatible I/O interface. The device supports the industry-standard JEDEC map for in-system programming of the AND/OR array, and it is supported by the MAX+PLUS II legacy development environment. Architecture-wise, the EPM5192JM uses Altera's classic MAX (Multiple Array matriX) architecture, in which each macrocell contains a programmable AND array feeding a fixed OR term, with product-term steering and output enable polarity control. The shared product-term structure allows unused product terms from one macrocell to be borrowed by a neighbor, increasing effective logic utilization versus the simpler PAL architecture. Erased by UV exposure through the quartz window, blank devices start with all fuses intact, and programming blows selected fuses to encode the desired sum-of-products expressions. Typical applications for the EPM5192JM include legacy MIL-STD-883 industrial and aerospace designs, address decoding and bus-interface glue logic in VMEbus and Multibus systems, custom state machines for instrumentation, and replacement of multiple 22V10/26V12-style PAL devices with a single high-density part. The 84-pin ceramic windowed package and military temperature grade also make it suitable for defense electronics where through-hole, erasable logic remains in service for sustainment programs. When designing with this device, observe that the UV window requires opaque labels in production environments to prevent inadvertent erasure, and that programming must use a qualified EPROM programmer supporting the MAX 5000 JEDEC map. Modern new designs should consider migrating to a flash-based or SRAM-based CPLD/FPGA such as the Altera MAX II or MAX V family, but the EPM5192JM remains the correct drop-in choice for sustaining legacy hardware.

見積もり お問い合わせ
EPM5192JM-1/883B - 192-Macrocell EPLD, 55ns, 5V, 883B MIL | Intel / Altera
EPM5192JM-1/883B

EPM5192JM-1/883B - 192-Macrocell EPLD, 55ns, 5V, 883B MIL | Intel / Altera

The Intel / Altera EPM5192JM-1/883B is a UV-erasable, high-density CMOS Erasable Programmable Logic Device (EPLD) from the MAX 5000 family, integrating 192 macrocells, 64 user I/O lines, and up to 72 logic inputs (including 7 dedicated inputs) into a single device. It is supplied in a 84-pin ceramic J-lead (JLCC / JM) surface-mount package qualified to MIL-STD-883B Class B, with a 55 ns propagation delay (tPD) and a 5V ±10% supply range (4.5V to 5.5V). An EPLD (Erasable Programmable Logic Device) is a non-volatile programmable logic device that combines the architectural flexibility of a PLD with high logic density and deterministic timing. Within the broader taxonomy, EPLDs sit between classic SPLDs/CPLDs and SRAM-based FPGAs; the MAX 5000 family is the ancestor of the modern Altera/Intel MAX II, MAX V, and MAX 10 CPLD lineages, widely used for glue logic, address decoding, bus interfacing, and state-machine implementation where predictable timing and instant-on behavior are required. Key features of the EPM5192JM-1/883B include 192 macrocells with configurable flip-flops, a 55 ns pin-to-pin logic delay at 5V, an internal interconnect network based on the Altera MAX architecture, 64 bidirectional I/O pins, in-system UV-erase/reprogram capability via a quartz window, and three speed/power grades (-1 = fastest). The -1/883B suffix denotes the speed grade (-1) and MIL-STD-883B screening, making this part suitable for defense, aerospace, and other high-reliability military programs. Architecturally, the device uses an AND-OR logic fabric with a programmable interconnect array (PIA) that delivers fixed, deterministic propagation delays independent of logic placement - a critical advantage over SRAM-based FPGAs in real-time control and signal-routing applications. The CMOS process and low-power macrocells support typical standby currents well under 200 mA across the full military temperature range. Typical applications include military/aerospace avionics bus interfaces (MIL-STD-1553, ARINC 429 glue logic), industrial control state machines, address decoding and bus arbitration in VME/VXI backplanes, radiation-tolerant (when derated) ground systems, and legacy replacement of discrete TTL/CMOS glue logic in defense electronics. When designing with this device, note that the JM (JLCC) package has a top-hat quartz window for UV erasure and is not hermetically opaque to UV light; opaque stickers over the window are recommended once the design is finalized to prevent accidental erasure in fielded units. Pin-compatible MAX 5000 variants in different speed grades (EPM5192GM-1/883B, EPM5192GC-1) and the plastic non-windowed JC family allow design portability across commercial and military programs. This page synthesizes distributor stock and pricing, MIL-STD-883B screening details, drop-in same-brand alternatives within the EPM5192 family, and practical design notes that go beyond the basic datasheet summary.

見積もり お問い合わせ
EPM5192JM-2/883B - 192-Macrocell EPLD, 55ns, 883B | Intel / Altera
EPM5192JM-2/883B

EPM5192JM-2/883B - 192-Macrocell EPLD, 55ns, 883B | Intel / Altera

The Intel / Altera EPM5192JM-2/883B is a UV-erasable, high-density EPLD from the MAX 5000 family delivering 192 macrocells and a 55 ns propagation delay in a 84-pin ceramic JLCC (J-bend) package, qualified to MIL-STD-883 Class B. The "JM" suffix denotes ceramic JLCC packaging, the "-2" speed grade designates the 55 ns tPD tier, and "/883B" identifies full MIL-STD-883 Revision B processing for military and aerospace programs. A UV Programmable Logic Device (EPLD) is a non-volatile, electrically-programmable logic IC that retains its configuration in on-chip EPROM memory cells and is erased by exposing the die through a quartz window to ultraviolet light. EPLDs sit in the programmable-logic hierarchy between classic 22V10-style PALs and modern SRAM-based FPGAs, offering deterministic timing, instant-on behaviour, and excellent immunity to configuration-bit upset in radiation-prone environments. Key features include 192 macrocells, 64 user I/O lines, up to 72 logic inputs (64 bidirectional + 8 dedicated inputs), 5 V CMOS technology, and 4.5 V to 5.5 V single-supply operation. The MAX 5000 architecture combines a global interconnect with a flexible macrocell array, providing sum-of-products logic and registered/ combinatorial outputs without external interconnect delay. The EPM5192JM-2/883B's programmable AND/OR array and zero-power standby make it well suited to glue-logic and state-machine replacement in avionics, missile, and ruggedised industrial designs. Its deterministic 55 ns pin-to-pin delay simplifies worst-case timing closure, while the ceramic JLCC package with hermetic seal supports extended temperature ranges required by military programs. Typical applications include military avionics bus controllers, radar signal pre-processing, fire-control replacement logic, industrial control state machines, and avionics interface glue logic. Designers choose this part for MIL-STD-883 reliability, instant-on behaviour, and resistance to radiation-induced reconfiguration. When designing with this device, ensure the system provides a UV-erase window or socket access for in-system reprogramming, and verify that the I/O count does not exceed 64 outputs. The MAX 5000 family uses Altera's classic MAX+PLUS II or AHDL toolchain; legacy design files can be migrated to Quartus II with minor pin/pinout adjustments.

見積もり お問い合わせ
EPM5192JM/883 - 192-Macrocell MAX 5000 EPLD | Altera
EPM5192JM/883

EPM5192JM/883 - 192-Macrocell MAX 5000 EPLD | Altera

The Altera EPM5192JM/883 is a 192-macrocell high-density ultraviolet-erasable programmable logic device (UV-EPLD) from the legacy Altera MAX 5000 family, offered in a ceramic J-lead ceramic (J) windowed package and screened to MIL-STD-883 Class B. It provides 64 user I/O pins with up to 72 inputs (including 7 dedicated inputs), a 55 ns propagation delay, and operates from a single 5 V supply over the 4.5 V to 5.5 V industrial range. The part is targeted at military, aerospace, and high-reliability systems where in-system reprogrammability through the on-package quartz window is required. What is an EPLD? An EPLD (Erasable Programmable Logic Device) is a non-volatile programmable logic IC that uses EPROM, EEPROM, or UV-erasable EPROM cells to store the AND-OR logic configuration. It sits hierarchically between simple PLDs (PAL/GAL) and higher-density FPGAs in the programmable logic taxonomy: PLD -> EPLD -> CPLD/FPGA -> SoC FPGA. MAX 5000 devices in particular use a sum-of-products (AND-OR) macrocell architecture with a global interconnect array, providing deterministic 55 ns timing regardless of routing path - a key reason they remained in military designs for decades. Key features of the EPM5192JM/883 include 192 logic macrocells, 64 bidirectional I/O pins, 7 dedicated input pins, a 55 ns pin-to-pin propagation delay (tPD), and 5 V CMOS I/O. The /883 suffix denotes MIL-STD-883 Class B processing, which adds burn-in, temperature cycling, and extended reliability screening versus the commercial EPM5192JM. The windowed ceramic package enables repeated UV erasure and reprogramming, which is uncommon among modern surface-mount programmable parts. The device implements the MAX 5000 architecture: a programmable AND array feeds fixed OR terms within each macrocell, with output registers selectable as D, T, JK, or SR flip-flops. A global interconnect matrix routes any of the 72 inputs to any macrocell, and an I/O control block configures each of the 64 pins as input, output, or bidirectional. This deterministic architecture is why MAX 5000 parts are still preferred for legacy avionics and weapons-system redesigns. Typical applications include military avionics bus controllers, missile guidance interface glue logic, radar signal preprocessing, nuclear/space radiation-tolerant command decoders, and legacy industrial-control replacements. Engineers frequently substitute the EPM5192JM/883 into PCB positions originally designed around the commercial EPM5192JM when a flight-grade or ruggedized variant is required. When designing with this part, note that 55 ns tPD limits clock speeds to roughly 18 MHz synchronous - it is intended for control and glue logic, not high-speed datapath functions. Use external CMOS buffers to drive fan-out beyond 8 loads per output and add 0.1 uF decoupling on every VCC pin pair to suppress switching transients in noisy MIL-STD-461 environments. This page synthesizes distributor pricing, same-brand drop-in alternatives from the EPM5192 family, MIL-STD-883 reliability screening details, and practical design notes not found in the legacy MAX 5000 datasheet alone.

見積もり お問い合わせ
EPM5192JM/883B - 192 Macrocells MAX 5000 CPLD, 55ns, CDIP-28
EPM5192JM/883B

EPM5192JM/883B - 192 Macrocells MAX 5000 CPLD, 55ns, CDIP-28

The Altera EPM5192JM/883B is a high-density, high-speed CMOS Erasable Programmable Logic Device (EPLD) from the MAX 5000 family, providing 192 macrocells and 64 user I/O pins in a 28-pin ceramic DIP (J-lead windowed, CDIP-28) package screened to MIL-STD-883B. It operates from a single 5 V supply (4.5 V to 5.5 V) and supports propagation delays as fast as 55 ns with a toggle frequency in the tens of MHz, suiting it to glue logic, bus decoding, and state-machine replacement in military and aerospace systems. A Complex Programmable Logic Device (CPLD) is a non-volatile, electrically-erasable logic device that integrates multiple PAL-like macrocell arrays on a single die, offering predictable timing, deterministic I/O behavior, and instant-on operation. In the broader component hierarchy, a CPLD sits between a discrete PAL/GAL and a full FPGA: it consumes less power than an FPGA, has faster I/O than discrete 74LS glue, and retains its configuration without external memory. The EPM5192JM/883B specifically targets the upper end of the MAX 5000 density range, delivering the largest macrocell count and I/O count of the family at the time of release. Key features include 192 logic macrocells organized across multiple Logic Array Blocks (LABs), 64 bidirectional I/O pins plus up to 72 inputs (including dedicated inputs), UV-erasable windowed ceramic package for prototype and reprogrammable field deployment, 55 ns pin-to-pin propagation delay (tPD), and full MIL-STD-883B processing for high-reliability environments. The device uses a sum-of-products architecture with a global interconnect that is fast and predictable across temperature. The EPM5192JM/883B is built on a 5 V CMOS process with on-chip charge-pump-generated programming voltages and a JTAG-style or Altera-proprietary programming interface. Its deterministic, fixed-delay architecture makes timing closure trivial compared with SRAM-based FPGAs - a key reason it remains specified for long-lifecycle avionics, naval, and industrial-control systems where FPGA bit-stream management would be unacceptable. Typical applications include military and aerospace avionics bus interfaces, industrial control glue logic, address decoding in VME/cPCI backplanes, state-machine replacement in legacy 5 V designs, and high-reliability communication infrastructure. The /883B screening makes it directly suitable for programs that reference MIL-STD-883B Class B parts. When designing with this device, route programming access (the quartz window allows UV erasure) and reserve board space for a socket; verify that timing closure still meets the 55 ns budget at -55C to +125C. Also note that MAX 5000 devices are no longer in active production - plan long-term support, sourcing, and last-time-buy logistics carefully for new programs.

見積もり お問い合わせ
EPM5192LC - 192-Macrocell MAX 7000S CPLD, 5V, 64 I/O | Altera
EPM5192LC

EPM5192LC - 192-Macrocell MAX 7000S CPLD, 5V, 64 I/O | Altera

The Altera EPM5192LC is a 192-macrocell member of the MAX 7000S family of CMOS Complex Programmable Logic Devices (CPLDs), supplied in a windowed ceramic JLCC package and built on a 5V EPROM/OTP process. The device provides 64 user I/O lines, 7 dedicated inputs, 12 Logic Array Blocks (LABs) interconnected by a Programmable Interconnect Array (PIA), and one global clock input, with a typical propagation delay of 55 ns and a maximum clock frequency of 50 MHz over the commercial 4.75V-5.25V supply range. A CPLD (Complex Programmable Logic Device) is a non-volatile programmable logic device that combines multiple PAL-like macrocell blocks with a centralized interconnect matrix. It sits in the broader hierarchy of programmable logic -> logic device -> digital semiconductor, between simple SPLDs/GALs and higher-density FPGAs. Unlike SRAM-based FPGAs that require a boot PROM, MAX 7000S CPLDs store their configuration in on-chip EPROM cells, so the bitstream is retained without external memory and the device is ready at power-up. Key features of the EPM5192LC include 192 macrocells organized as 16 macrocells per LAB, per-macrocell programmable register/feedback paths, JTAG (IEEE 1149.1) boundary-scan support, individual macrocell clock-enable and clear controls, and a shared input/clock architecture that routes every I/O pin to the global clock network. The PIA provides deterministic, predictable interconnect delays independent of logic placement, a hallmark of CPLD timing behavior. Architecturally, the EPM5192LC uses Altera's classic MAX 7000S EPROM cell plus EEPROM-based configuration scheme, where each macrocell contains a product-term array feeding a programmable register that can be configured as D, T, JK, or SR flip-flop. Per-macrocell product-term allocation and the PIA's fixed-delay routing make timing closure straightforward: every logic path through the device has a known worst-case delay budget. Programming is performed via the Altera ByteBlaster or compatible JTAG programmer using the MAX+PLUS II or Quartus design flow. Typical applications include legacy 5V glue logic replacement, industrial control state machines, address decoding for microprocessor/microcontroller buses, bus-interface adapters between asynchronous logic domains, and pin-compatible upgrades of older 28- to 192-macrocell designs. The OTP/EPROM architecture makes the part particularly suited to long-lifecycle industrial and mil-aero programs where in-system bitstream updates are not required. When designing with the EPM5192LC, allocate macrocell product-terms carefully: each macrocell supports up to five product terms directly, with parallel expanders available for wider functions. Decoupling must follow the MAX 7000S reference design - one 0.1uF ceramic per VCC pin and a 10uF bulk capacitor close to the package. Unused I/O pins should be left floating or tied to a defined logic level through JTAG-driven output-enable control, and the global CLR and OE signals should be considered part of the functional logic budget rather than always-on signals. This page synthesizes current distributor stock, drop-in same-family and pin-compatible Altera/Intel MAX 7000S substitutes, and practical design notes that complement - and in several places exceed - the detail found in the original 52-page MAX 5000 datasheet.

見積もり お問い合わせ
EPM5192LC-1 - 192-Macrocell MAX 5000 CPLD, 5V, 84-LDCC | Altera
EPM5192LC-1

EPM5192LC-1 - 192-Macrocell MAX 5000 CPLD, 5V, 84-LDCC | Altera

The Altera EPM5192LC-1 is a 192-macrocell member of the classic MAX 5000 EPLD (erasable programmable logic device) family, packaged in an 84-pin LDCC (Leaded Ceramic Chip Carrier) and rated for 5V operation from 4.75V to 5.25V. It integrates 7 dedicated inputs, 64 user I/O lines, 192 macrocells, and a maximum clock frequency of 50 MHz (62.5 MHz typical on the -1 speed grade), providing approximately 3,750 usable gates of combinational and registered logic in a single CMOS device. A CPLD (Complex Programmable Logic Device) is a non-volatile, instantly-on programmable logic IC that replaces clusters of discrete 74-series glue logic. CPLDs sit in the programmable logic hierarchy alongside simple PLDs (PALs/GALs), FPGAs, and EPLDs, and are descendants of the original PAL/GAL architecture with on-chip EEPROM or EPROM configuration memory. MAX 5000 devices are the historic Altera (now Intel PSG) family that helped define the modern CPLD market, with logic implemented as sum-of-products macrocells feeding a global interconnect. Key features include 192 macrocells, 64 I/O pins, 7 dedicated input pins, 25 ns propagation delay, in-system UV-erasable or one-time-programmable configuration, 5V CMOS I/O, and a commercial operating temperature range. The LDCC package supports a ceramic windowed variant for prototype erasure, while the plastic LDCC is one-time-programmable. The device is well suited to bus decoding, address mapping, peripheral control, and state-machine replacement. Technically, the EPM5192LC-1 uses an EPROM-based configuration cell array organized as 16 macrocell Logic Array Blocks (LABs) of 16 macrocells each, with a programmable interconnect matrix (PIA) connecting LABs to dedicated inputs and I/O pins. Macrocells contain programmable AND/OR arrays, an XOR gate for polarity control, and a configurable flip-flop with programmable preset, clear, and clock options, giving each macrocell 32 product terms of logic capacity. Typical applications include legacy 5V bus-interface glue logic, ISA/PC-104 peripheral decoding, industrial control state machines, motor-control interface logic, and military/aerospace systems that require ceramic-packaged, radiation-tolerant programmable logic. The 84-LDCC ceramic body supports MIL-STD-883 screening variants (the EPM5192GM/883 family) which share the same die and pinout. When designing with this part, mind the 5V supply requirement (no 3.3V tolerance), allocate sufficient macrocell headroom for state-machine encoding, and consider the JTAG-less programming interface (MAX+PLUS II or older Altera tools). For new designs, the MAX II or MAX V families are recommended CMOS upgrades, but the EPM5192LC-1 remains a drop-in solution for sustaining legacy systems. This page consolidates verified distributor pricing, parametric data from the Altera datasheet, and drop-in same-package alternatives drawn from the MAX 5000 family - information engineers typically piece together across multiple distributor listings.

見積もり お問い合わせ
EPM5192LC-2 - 192-Macrocell MAX 5000 CPLD, 45ns, PQCC84 | Altera
EPM5192LC-2

EPM5192LC-2 - 192-Macrocell MAX 5000 CPLD, 45ns, PQCC84 | Altera

The Altera (Intel Programmable Solutions Group) EPM5192LC-2 is a high-speed, high-density CMOS CPLD from the MAX 5000 family, offering 192 macrocells and 64 user I/O pins in an 84-pin Plastic Leaded Chip Carrier (PQCC84) package. It features a typical propagation delay of 45 ns and supports a maximum clock frequency of 50 MHz, making it suitable for high-speed glue-logic, bus interfacing, and state-machine applications. A CPLD (Complex Programmable Logic Device) is a non-volatile programmable logic device that combines the instant-on characteristics of PAL/GAL architecture with the density of an FPGA, organized as an array of Logic Array Blocks (LABs) interconnected by a Programmable Interconnect Array (PIA). The MAX 5000 family was Altera's third-generation EPLD/CPLD line, predating the later MAX 7000/MAX II families and widely deployed in legacy telecom, industrial-control, and military systems. Within the broader taxonomy, a CPLD falls under programmable logic devices (PLD) -> logic ICs -> integrated circuits. Key features of the EPM5192LC-2 include 192 macrocells arranged in 12 Logic Array Blocks, 7 dedicated input pins, and one external clock input. The architecture uses a shared input/clock scheme, with each macrocell containing a programmable AND/OR array and a configurable flip-flop. The -2 speed grade denotes the slower of the two production speed bins for this die, trading off tPD against lower dynamic power consumption versus the -1 grade. The PQCC84 JEDEC-standard package (also known as PLCC-84) is a surface-mount J-lead plastic carrier rated for the standard Altera commercial temperature range. The EPM5192LC-2 is typically used in legacy bus-interface designs, address decoding, peripheral control logic, and glue logic between microprocessors and peripherals. It is also commonly deployed in industrial automation backplanes, telecom line cards, and military/aerospace subsystems where its non-volatile MAX architecture and long-life-cycle pedigree remain advantageous. Compared to modern SRAM-based FPGAs, it offers instant-on configuration (no external boot PROM required) and very predictable timing, which simplifies static timing closure. Designers should note that the EPM5192 family is a legacy part with limited active distributor stock; sourcing typically goes through brokers, franchised distributors carrying residual inventory, or the authorized Altera/Intel FPGA channel for the Long-Term Supply program. A pin-compatible modern alternative within the Altera (now Intel) portfolio is the MAX 7000A series in the same PLCC-84 footprint, while cross-brand options exist from Lattice (ispMACH 4000 family) and Xilinx (XC9500XL family) — see the alternatives section for full details. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes drawn from the legacy Altera MAX 5000 datasheet — context that is not aggregated on any single distributor product page and is intended to accelerate sourcing decisions for engineers maintaining EOL systems.

見積もり お問い合わせ
EPM5192LC-25 - MAX 5000 CPLD, 192 Macrocells, 25ns | Altera
EPM5192LC-25

EPM5192LC-25 - MAX 5000 CPLD, 192 Macrocells, 25ns | Altera

The Altera EPM5192LC-25 is a high-density, UV-erasable/OTP Complex Programmable Logic Device (CPLD) from the MAX 5000 family, delivering 192 macrocells with a 25 ns pin-to-pin logic delay in a ceramic J-leaded chip carrier (JLCC) package. It belongs to the classic Altera MAX CPLD lineage later absorbed into the Intel (formerly Altera) Programmable Solutions Group portfolio, and continues to serve installed bases in industrial, telecommunications, and military systems where long-life, mature CPLD silicon is preferred. What is a CPLD? A Complex Programmable Logic Device (CPLD) is a non-volatile programmable logic IC that contains multiple PAL-like macrocell arrays interconnected by a central programmable switch matrix. CPLDs sit in the programmable logic hierarchy above simple PLDs (PALs/GALs) and below FPGAs, providing deterministic pin-to-pin timing, fast combinational logic, and instant-on behavior - making them ideal for glue logic, bus interfacing, and state-machine decoding. The EPM5192LC-25 is a member of the high-density MAX 5000 sub-family, which scales up the classic MAX architecture to 192 macrocells and large I/O counts. Key features include 192 logic macrocells, a 25 ns worst-case pin-to-pin propagation delay (tPD), high-speed I/O with TTL-compatible thresholds, and built-in JTAG-based in-system programming via the MAX+PLUS II toolchain (legacy Altera software). The device is non-volatile, retaining its configuration without external memory, and the LC suffix indicates a ceramic JLCC package rated for commercial temperature operation with UV-erasable window capability for development and re-programming cycles. Architecturally, the EPM5192LC-25 employs Altera's classic MAX Logic Element Array (LEA) fabric with a global programmable interconnect, dedicated input registers, and I/O control blocks that support configurable slew rates and pull-ups. The 25 ns speed grade reflects the worst-case commercial-spec timing over the full operating range, sufficient for many bus-interface and decoder applications in the 30-40 MHz logic-rate envelope. Typical applications include legacy bus-interface glue logic (ISA, VME, PCI bridges), address decoding and chip-select generation, state-machine controllers for industrial control, peripheral I/O expansion, and migration targets for obsolete bipolar PAL devices. The UV-erasable window makes it suitable for prototyping, while OTP-mode production units are used for deployed systems. When designing with this device, confirm that the 25 ns tPD satisfies the setup-time budget of the downstream logic. For new designs, modern MAX II/MAX V CPLDs are recommended; the EPM5192LC-25 is primarily sourced for legacy maintenance, repair, and military programs requiring the original MAX 5000 silicon. This page synthesizes distributor availability, same-brand Altera drop-in alternatives, and practical design notes not found in the original 1990s datasheet - giving engineers a one-stop reference for legacy MAX 5000 maintenance.

見積もり お問い合わせ
EPM5192LC-2N - 192-Macrocell MAX 5000 EPLD, LC-2 Speed | Altera
EPM5192LC-2N

EPM5192LC-2N - 192-Macrocell MAX 5000 EPLD, LC-2 Speed | Altera

The Altera EPM5192LC-2N is a 192-macrocell, UV-erasable high-density EPLD from the MAX 5000 family, supplied in a ceramic (LC) package and rated at the LC-2 commercial speed grade. Built on Altera's second-generation MAX architecture, the device integrates 192 macrocells with up to 192 flip-flops and 192 dedicated logic inputs, plus a global interconnect that lets any macrocell drive any I/O pin or feedback path. The -2N suffix denotes the commercial -2 speed bin (tPD approximately 25 ns) and a lead-free, RoHS-compliant termination finish. What is an EPLD? An EPLD (Erasable Programmable Logic Device) is a non-volatile programmable logic IC that uses EPROM/EEPROM/flash cells to store the AND-OR logic pattern. EPLDs sit in the programmable-logic hierarchy below modern CPLDs and FPGAs, offering fast pin-to-pin combinational delay, deterministic timing, and simple JTAG/ISP programming. They are used for glue logic, address decoding, bus interfacing, state-machine implementation, and counter/timer functions in legacy designs. The MAX 5000 family is the classic Altera high-density EPLD line, predating the MAX 7000/MAX II CPLD families. Key features include 192 logic macrocells, 192 flip-flops, programmable I/O architecture with up to 96 I/O pins (package-dependent), and a typical combinatorial propagation delay of 25 ns at the -2 speed grade. The device supports 5V tolerant inputs on legacy LC nodes, in-system programmability via Altera's programming hardware, and JTAG boundary-scan test per IEEE 1149.1. Power consumption is typical for the MAX 5000 family at 5V VCC. The EPM5192LC-2N uses Altera's classic MAX architecture: a global Programmable Interconnect Array (PIA) that routes any macrocell output to any other macrocell input, giving a flat, predictable timing model. Each macrocell contains an AND-OR array feeding a configurable flip-flop, with programmable output polarity, clock, and feedback paths. Typical applications include legacy industrial control systems, telecommunication backplane glue logic, address decoding and wait-state generation in 80C186/68k/8051 microprocessor designs, bus arbitration, peripheral interfacing, and replacement/maintenance of older Altera MAX designs. The part is also widely used as a retrofit upgrade for older UV-erasable PAL/GAL-based boards. When designing with this part, ensure your target toolchain supports the legacy MAX 5000 device family (Altera MAX+PLUS II or compatible). Verify the speed grade is sufficient for the timing budget - the -2 (25 ns tPD) grade suits many asynchronous decoding and glue-logic paths but is too slow for high-speed synchronous buses. This page synthesizes parametric specifications, drop-in alternatives within the MAX 5000 family, current distributor stock, and practical design notes not consolidated in any single datasheet.

見積もり お問い合わせ
EPM5192LC-35 - MAX 5000 CPLD, 192 Macrocells, 35ns | Altera
EPM5192LC-35

EPM5192LC-35 - MAX 5000 CPLD, 192 Macrocells, 35ns | Altera

The Altera EPM5192LC-35 is a high-density, UV-erasable/OTP Complex Programmable Logic Device (CPLD) from the MAX 5000 family, delivering 192 macrocells with a 35ns pin-to-pin propagation delay in a ceramic J-leaded chip carrier package. Built on Altera's classic MAX architecture, it integrates multiple PAL-like logic array blocks (LABs) with a global programmable interconnect array, providing a non-volatile, deterministic logic replacement for dozens of discrete 74-series TTL devices. What is a CPLD? A Complex Programmable Logic Device (CPLD) is a non-volatile programmable logic IC that combines multiple PAL/GAL-like macrocell arrays with a centralized interconnect matrix, sitting in the hierarchy between simple SPLDs and higher-density FPGAs. CPLDs offer deterministic timing (predictable pin-to-pin delays regardless of routing), instant-on behavior (no configuration boot), and high-drive I/O, making them well suited for glue logic, bus interfacing, address decoding, and control-state machines. The EPM5192LC-35 belongs to the MAX 5000 generation, which preceded the MAX 7000/MAX II families and is now considered legacy but still found in long-lifecycle industrial, military, and aerospace systems. Key features of the EPM5192LC-35 include 192 macrocells (organized across multiple LABs), 35ns worst-case tPD through the interconnect, and Altera's classic I/O structure supporting TTL-compatible levels. The device is in-system programmable via Altera's legacy programming hardware, with the "LC" suffix indicating a ceramic J-leaded chip carrier (JLCC) package and "-35" denoting the 35ns speed grade. As a member of the MAX 5000 family, it shares the same Altera programming algorithm as the broader family, simplifying firmware tooling. Architecturally, the MAX 5000 family uses an EEPROM/EPROM-based macrocell array paired with a continuous programmable interconnect array (PIA). This delivers predictable combinational and registered logic with deterministic 35ns delays, which is critical for asynchronous bus decoding and protocol-bridging applications where FPGAs introduce unpredictable timing. The LC package offers hermetic sealing for harsh-environment deployment. Typical applications for the EPM5192LC-35 include industrial control glue logic, legacy bus interface adapters (ISA, VME, and similar parallel buses), address decoding for microprocessor systems, military/aerospace avionics where the ceramic LC package meets hermeticity requirements, and replacement of multiple discrete 74LS/74F TTL packages with a single programmable part. The UV-erasable windowed package is also useful during prototyping and design iteration. When designing with this device, note that the 35ns tPD is the worst-case across all paths and corners - actual propagation is typically faster. Engineers migrating from this part should consider modern pin-compatible alternatives such as MAX 7000 series devices in PLCC packages, which offer faster speeds, lower power, and broader tool support while preserving the same logic footprint. This page synthesizes distributor availability, parametric drop-in alternatives from the Site MPN list, and practical design guidance for legacy MAX 5000 designs - information not collected in a single place in the original Altera datasheet.

見積もり お問い合わせ
EPM5192LC-45 - MAX 5000 CPLD 192 Macrocells | Altera
EPM5192LC-45

EPM5192LC-45 - MAX 5000 CPLD 192 Macrocells | Altera

The Altera EPM5192LC-45 is a member of the classic MAX 5000 family of high-density, high-speed UV-erasable/OTP Complex Programmable Logic Devices (CPLDs), delivering 192 macrocells in a ceramic-windowed LCC package with a 45 ns pin-to-pin delay. It is manufactured by Altera (now part of Intel PSG) and belongs to the EPM5192 die family, which combines EPROM-based configuration memory with a programmable AND/OR logic array for glue-logic and bus-interface applications. A CPLD (Complex Programmable Logic Device) is a non-volatile programmable logic device that sits between simple SPLDs/GALs and large FPGAs in the programmable logic hierarchy: CPLD -> programmable logic -> logic IC -> integrated circuit -> semiconductor. CPLDs typically offer predictable timing, instant-on behavior, deterministic I/O placement, and lower power consumption than SRAM-based FPGAs, making them ideal for decoder, multiplexer, state-machine, and bus-arbitration roles where deterministic propagation delay matters more than raw gate density. Key features of the EPM5192LC-45 include 192 macrocells, 48 dedicated input pins, a maximum toggle frequency of 100 MHz, and a 45 ns tPD (pin-to-pin delay) over commercial 0C to +70C operating range. The part uses Altera's classic MAX architecture with a programmable interconnect array (PIA) and supports the company's MAX+PLUS II and older AHDL toolchains. The 'LC' suffix indicates a ceramic-windowed LCC package suitable for prototype and UV-erase development cycles. The EPM5192LC-45 sits in the hierarchy: programmable logic -> CPLD -> MAX 5000 family -> EPM5192 die. It targets older designs, legacy industrial controllers, and educational applications where the developer needs in-system UV erasure and re-programming, or where the design must remain bit-stream-compatible with vintage AHDL/MAX+PLUS II code bases. Typical applications include bus interface glue logic, address decoding, state-machine controllers, and legacy industrial automation retrofits. The 'LC-45' speed grade (-45 = 45 ns tPD) places it in the medium-speed tier of the EPM5192 family and is appropriate for asynchronous logic, address decoding, and slow peripheral interfaces. When designing with this part, note that the EPM5192 family has been discontinued by Intel PSG and is generally only available through obsolete-stock distributors. New designs should target MAX II, MAX V, or MAX 10 CPLD families. The ceramic LCC window package requires a UV eraser for reprogramming. This page synthesizes distributor pricing, same-brand drop-in alternatives from the EPM5192 family, and practical sourcing notes not found in the original datasheet.

見積もり お問い合わせ
EPM5192LC-M089A - 192-Macrocell MAX 5000 CPLD | Altera
EPM5192LC-M089A

EPM5192LC-M089A - 192-Macrocell MAX 5000 CPLD | Altera

The Altera EPM5192LC-M089A is a 192-macrocell CMOS Complex Programmable Logic Device (CPLD) from the MAX 5000 family, organized as 7 dedicated inputs and 64 I/O lines with a propagation delay of 55 ns in a 5V tolerant architecture. It is one of the high-density members of the MAX 5000 series and is supplied in a windowed ceramic or plastic package variant per the -M089A ordering code, supporting both UV-erasable and one-time-programmable (OTP) configuration flows for prototype through production use. A Complex Programmable Logic Device (CPLD) is a non-volatile programmable logic IC that sits between simple SPLDs/gal-style PLDs and high-density FPGAs in the programmable logic hierarchy. Internally, a CPLD is built from multiple logic array blocks (LABs) connected by a programmable interconnect array (PIA), giving deterministic timing that engineers rely on for glue-logic, bus decoding, and state-machine tasks. The MAX 5000 family specifically targets 5V systems and pin-compatible upgrades of legacy 22V10-class designs with higher macrocell counts. The taxonomy is: programmable logic device -> CPLD -> MAX 5000 -> 5V high-density CPLD. Key features of the EPM5192LC-M089A include 192 macrocells, 12 LABs interconnected through a Programmable Interconnect Array, a single global clock input, and 5V CMOS process technology. The architecture is described in the manufacturer datasheet as High-Speed, High-Density MAX 5000 Devices, optimized for high-speed combinatorial and registered logic with predictable timing. The 'LC' speed grade denotes 55 ns pin-to-pin propagation delay (tPD), and 'M089A' denotes the package/quality designation for the -M line. The EPM5192LC-M089A's non-volatile configuration, deterministic timing, and 5V I/O make it well suited for legacy industrial control boards, telecommunications interface logic, and military/aerospace applications that require erasable or one-time programmable parts. The Altera MAX 5000 series was originally introduced as a UV-erasable high-density CPLD family, and many of the -M variants are screened for extended-temperature or military-grade operation, which is why modern distributors still list EPM5192LC-M089A as a supported part for long-lifecycle programs. Typical applications include bus decoding and address mapping on VME/PCI/ISA backplanes, state-machine controllers for industrial automation, glue logic between microprocessors and peripherals, and replacement of multiple discrete 74LS/74F TTL packages in legacy systems. Designers choose this part when they need non-volatile, deterministic, 5V-tolerant logic in a high-macrocell count device. When designing with the EPM5192LC-M089A, observe the 5V VCC requirement and confirm that downstream devices tolerate 5V CMOS levels. Use the Altera MAX+PLUS II development toolchain for design entry, fitting, and programming; modern Altera/Intel Quartus flows support many MAX 5000 legacy projects through device-translation files. Always derate propagation delay for temperature and supply variation per the manufacturer datasheet. This page synthesizes distributor pricing, parametric specifications from the manufacturer datasheet, drop-in alternative recommendations drawn from the same MAX 5000 family, and practical design notes that go beyond the bare datasheet summary.

見積もり お問い合わせ
EPM5192LC-M091A - MAX 5000 EPLD, 192 Macrocells, 5V CMOS
EPM5192LC-M091A

EPM5192LC-M091A - MAX 5000 EPLD, 192 Macrocells, 5V CMOS

The Altera EPM5192LC-M091A is a 5V high-density CMOS Erasable Programmable Logic Device (EPLD) from the legacy Altera MAX 5000 family, organized as 192 macrocells with 7 dedicated inputs and 64 I/O lines. It is built around 12 Logic Array Blocks (LABs) interconnected by a Programmable Interconnect Array (PIA), supports one global clock input, and is fabricated in UV-erasable CMOS technology with propagation delay typically around 55 ns. The part is supplied in a low-profile ceramic/military-style package variant denoted by the "LC" pin-grid suffix, with the "M091A" customer-specific designator describing a specific die revision or test pattern. The MAX 5000 architecture is electrically and architecturally distinct from the later MAX 7000/MAX II/MAX V series, so modern Altera/Intel (Quartus-supported) MAX V CPLDs are NOT drop-in alternatives. A Complex PLD (CPLD), often called an EPLD in older datasheets, is a non-volatile programmable logic device that combines multiple PAL-like macrocell arrays on a single die, allowing the integration of glue logic, state machines, address decoding, and bus interface logic that previously required multiple discrete 22V10/16V8 GAL/PAL devices. In the system hierarchy, CPLDs sit between discrete programmable logic arrays (PAL/GAL) and larger SRAM-based FPGAs: they provide predictable timing, instant-on behavior, and unlimited read cycles without external boot memory. The MAX 5000 family specifically targets 5V systems where modern 3.3V-only CPLDs cannot be used. The EPM5192LC-M091A delivers 192 macrocells - the largest in the MAX 5000 family - enabling integration of large state machines, peripheral controllers, and complex decode logic on a single device. Key features include 64 user I/O pins for bus-intensive designs, 7 dedicated inputs for high-fan-in clock and control signals, programmable macrocell flip-flops with selectable D/T/JK/SR modes, and a PIA routing fabric with deterministic interconnect delays. The device supports both combinatorial and registered logic with each macrocell providing product-term allocation and a programmable output polarity. Architecturally it uses EPROM/EEPROM cells for configuration retention, providing instant-on operation without external configuration memory. Typical applications include legacy industrial control boards, military and aerospace systems (the LC and 883 suffixes indicate MIL-STD-883 screening), 5V-only bus interface logic, address decoding for 8/16/32-bit microprocessors, and replacement of multiple discrete PAL/GAL devices in glue-logic consolidation. The MAX 5000 family is widely found in VMEbus, MIL-STD-1553, and older telecom backplane designs. When designing with this EPLD, note that the LC package denotes a specific pinout/customer designation rather than a generic JEDEC outline, so PCB footprints must be verified against the M091A mechanical drawing before layout. Designers should also confirm logic utilization with Altera's legacy MAX+PLUS II development toolchain since modern Quartus Prime does not support MAX 5000 devices. This page synthesizes verified distributor intelligence, parametric compatibility notes, and practical design considerations specific to the legacy MAX 5000 family not found in the original manufacturer datasheet.

見積もり お問い合わせ
EPM5192LC-M148A - Altera MAX 5000 EPLD 192-Macrocell | Altera
EPM5192LC-M148A

EPM5192LC-M148A - Altera MAX 5000 EPLD 192-Macrocell | Altera

The Altera EPM5192LC-M148A is a UV-erasable/OTP Complex Programmable Logic Device (CPLD) from the legacy MAX 5000 family, delivering 192 macrocells and up to 148 user I/O pins in a 148-pin package. It is a high-speed, high-density programmable logic IC intended for glue logic, bus interfacing, and state-machine replacement on industrial and telecom boards. The part belongs to Altera's mature MAX 5000 series, which was a widely-deployed generation of UV-erasable CMOS EPLDs. A CPLD (Complex Programmable Logic Device) is a non-volatile programmable logic device that combines multiple PAL-like macrocell blocks on a single die with a central interconnect matrix. CPLDs are typically used as deterministic, low-latency glue logic: power-up ready, predictable timing, and pin-for-pin replaceable with discrete 74-series logic. In the device taxonomy, EPM5192 sits above a standard PAL and below modern FPGAs, and MAX 5000 specifically was Altera's bridge family between PALs and the later MAX 7000 / MAX II series. The 'LC' suffix denotes a low-power CMOS process variant and the 'M148A' package code designates the 148-pin package used for the LC speed grade. Key features include 192 macrocells organized across multiple logic array blocks, 148 user I/O pins, 5-V tolerant I/O, and propagation delays measured in tens of nanoseconds, which is well-suited to bus and control-plane logic. The device is in-system programmable via Altera's classic MAX+PLUS II / Quartus toolchains, with JTAG support depending on the exact die revision. The 148-pin package gives designers significant pin resources for wide bus bridges and parallel state machines. Architecturally, MAX 5000 uses a global interconnect with predictable tPD/tCO timing, making it easier to constrain than SRAM-based FPGAs. Typical applications include industrial control logic replacement, legacy telecom backplane glue logic, address decoding for 8/16/32-bit microprocessor boards, peripheral bus interfaces, and power-up configuration sequencing for ASIC/FPGA systems. The wide I/O count and 5-V tolerance make it especially useful as a bridge between 5-V legacy peripherals and modern 3.3-V controllers. When designing with this part, confirm the package code against the 148-pin PCB footprint before laying out a board; the LC speed grade denotes specific tPD numbers per Altera's MAX 5000 datasheet. Because the part is a mature, legacy device, current lead times and stock vary significantly and may require sourcing through brokers. Engineers should validate revision against the original Altera datasheet and check for any last-time-buy notices before committing to new production. This page synthesizes distributor pricing, drop-in alternatives from the MAX 5000 family, and practical design notes not found in the manufacturer datasheet alone.

見積もり お問い合わせ
EPM5192LC-M205A - 192-Macrocell MAX 5000 CPLD | Altera
EPM5192LC-M205A

EPM5192LC-M205A - 192-Macrocell MAX 5000 CPLD | Altera

The Altera EPM5192LC-M205A is a 192-macrocell CMOS Complex Programmable Logic Device (CPLD) from the legacy MAX 5000 family, offering 7 dedicated inputs, 64 I/O lines, and 55 ns propagation delay at 5V core supply in a 205-pin package. What is a CPLD? A Complex Programmable Logic Device (CPLD) is a non-volatile, instant-on programmable logic device that combines multiple PAL-like macrocell blocks interconnected by a programmable interconnect array (PIA). CPLDs sit between simple SPLDs and larger FPGAs in the programmable logic hierarchy: SPLD -> CPLD -> FPGA -> SoC. They are valued for deterministic timing, low power, and BOM-level glue-logic integration. Key features of the EPM5192LC-M205A include 192 macrocells organized into 12 Logic Array Blocks (LABs), a 55 ns pin-to-pin propagation delay (tPD), and a 5V VCC supply with UV-erasable / one-time-programmable (OTP) configuration memory. The shared input/clock architecture routes one global clock plus seven dedicated inputs to all LABs, and the PIA provides uniform interconnect delays that simplify static-timing closure. Architecturally, the device implements Altera's classic MAX 5000 EEPROM-based macrocell: each macrocell contains a programmable AND/OR array, a flip-flop, and an output enable, fed by 36 product terms. The CMOS EPROM technology yields zero standby current once programmed, and the 205-pin package provides ample I/O for bus- and control-plane integration. Typical applications include legacy industrial control glue logic, address decoding in 5V VME/PCI systems, bus-interface bridging, and state-machine replacement in long-lifecycle aerospace/defense platforms. The 5V tolerance and OTP memory make it well suited to designs that cannot tolerate SRAM-FPGA configuration time. When designing with this device, ensure the 5V supply is well decoupled and that the JTAG/ISP programming interface is brought out to a header. Because OTP variants cannot be re-programmed, keep one socketed unit for prototyping revisions. This page synthesizes distributor pricing, same-package alternatives, and practical design notes not found in the original Altera MAX 5000 datasheet, helping engineers assess migration paths.

見積もり お問い合わせ
EPM5192LC1 - 192-Macrocell MAX 5000 CPLD, 5V, PQCC-84 | Altera
EPM5192LC1

EPM5192LC1 - 192-Macrocell MAX 5000 CPLD, 5V, PQCC-84 | Altera

The Altera EPM5192LC1 is a 192-macrocell, 64-I/O, UV-erasable/OTP Complex Programmable Logic Device (CPLD) from the MAX 5000 family, housed in an 84-terminal Plastic Leaded Chip Carrier (PQCC84 / JEDEC S-PQCC-J84) package. The device is built on a 5V CMOS process and operates from a nominal 5V supply with a permitted range of 4.75 V to 5.25 V. The EPM5192LC1 integrates 192 macrocells, 7 dedicated inputs, and 64 I/O pins, and is characterized for a maximum clock frequency of 50 MHz and a pin-to-pin propagation delay (tPD) of 40 ns. The die offers 3.75K equivalent gates of logic capacity. A CPLD (Complex Programmable Logic Device) is a non-volatile, instant-on programmable logic IC that sits between discrete logic (PAL/GAL) and FPGAs in the programmable logic taxonomy. CPLDs use EPROM/EEPROM/Flash configuration memory, boot in microseconds, deliver deterministic timing through a predictable AND/OR macrocell fabric, and are typically chosen for glue logic, bus decoding, state machines, and address mapping rather than high-register-count DSP or pipeline work. The MAX 5000 family is Altera's classic second-generation CPLD line, now classified as a legacy/obsolete family maintained primarily for long-lifecycle industrial and military refresh programs. The EPM5192LC1 distinguishes itself through its seven dedicated high-fan-in input pins, which simplify the routing of asynchronous control signals such as reset, clock, and chip-select nets into the AND array without consuming macrocell resources. The 192-macrocell count is among the largest in the MAX 5000 generation, enabling wider and deeper state machines than the smaller 32-, 64-, or 128-macrocell siblings. Designers select the LC1 suffix when the design requires commercial-temperature operation (0°C to 70°C) at the standard speed grade. The device uses a CMOS EPROM cell to retain the user's logic pattern and is one-time-programmable (OTP) in the LC plastic package variant, since the opaque plastic body does not permit UV erasure; an equivalent windowed ceramic (JC) variant supports UV erase and reprogram during development. Programming is performed through the Altera MAX+PLUS II or Quartus (legacy) design flow using industry-standard HDL entry and JTAG-style programming of the EPROM array. Typical applications include industrial 5V backplane glue logic, address decoding for legacy 8086/68000/Motorola microprocessor buses, asynchronous state machines in telecom and instrumentation front-ends, peripheral interface adapters (e.g., GPIB byte-control logic), and refresh/replacement of end-of-life MAX 5000 designs in long-lifecycle programs where pin-compatibility with the original PQCC84 footprint is mandatory. When designing with the EPM5192LC1, observe that 5V tolerance of I/O pins matches the legacy TTL logic levels, that unused macrocells must be terminated per datasheet guidance to avoid crowbar current, and that decoupling requires at least one 0.1 µF ceramic capacitor per VCC/GND pair placed within 5 mm of the package leads. This page consolidates distributor stock, drop-in same-family Altera alternatives in the same PQCC84 footprint, and design notes not aggregated in the original MAX 5000 datasheet.

見積もり お問い合わせ
EPM5192LC2 - 192-Macrocell MAX 5000 EPLD, PQCC-84 | Intel / Altera
EPM5192LC2

EPM5192LC2 - 192-Macrocell MAX 5000 EPLD, PQCC-84 | Intel / Altera

The Intel / Altera EPM5192LC2 is a high-speed, high-density EPLD from the legacy MAX 5000 family, delivering 192 macrocells and 64 user I/O lines in an 84-pin PQCC (J-lead ceramic chip carrier) package. Built on a 5V CMOS process, this erasable programmable logic device offers a typical propagation delay of 45 ns (LC-2 speed grade) and supports a maximum clock frequency up to 50 MHz, making it suitable for glue-logic and state-machine integration in legacy industrial systems. The architecture is organized as 12 Logic Array Blocks (LABs) interconnected by a Programmable Interconnect Array (PIA), with 7 dedicated inputs (including one external clock input) for synchronous design entry. An EPLD (Erasable Programmable Logic Device) is a type of programmable logic IC that combines the non-volatility of EPROM storage with combinational and sequential logic resources. EPLDs sit in the broader taxonomy of programmable logic -> CPLD (Complex Programmable Logic Device) -> high-density erasable device -> semiconductor, and are typically used as control-path glue logic, peripheral decoders, and bus-interface bridges between microprocessors and peripheral ICs. Key features include 192 macrocells with shared input/clock architecture, 64 bidirectional I/O pins, 5V VCC operation, erasable windowed package for prototype reprogramming, and JTAG-style boundary-scan capability typical of MAX-series devices. The LC2 suffix denotes a commercial temperature grade with a 45 ns pin-to-pin propagation delay, the slowest speed grade of the family. Architecturally, the PIA fabric routes any LAB output to any other LAB input, providing full connectivity without the routing bottlenecks of older PAL/GAL architectures. Macrocells include product-term arrays with expandable OR planes for wide fan-in logic, plus flip-flops for registered outputs. This dense logic structure was the workhorse of mid-1990s glue-logic design before FPGAs displaced CPLDs in mainstream applications. Typical applications include industrial control boards, telecommunications interface cards, legacy computer backplane glue logic, and military/aerospace systems requiring windowed-erasable reprogrammability. Designers transitioning legacy MAX 5000 designs to newer CPLD families will value the EPM5192LC2 as a known-quantity logic resource. Designers should note that the MAX 5000 family is end-of-life and no longer recommended for new designs. Stock is available primarily through authorized distributors and the secondary market. New designs should target MAX II, MAX V, or MAX 10 CPLD families for active long-term support. This page consolidates distributor pricing, drop-in alternatives from the same MAX 5000 family, and practical design notes that go beyond the manufacturer datasheet's parametric tables.

見積もり お問い合わせ
EPM5192LC84 - 192-Cell OTP PLD, 55ns, LCC-84 | Altera / Cypress
EPM5192LC84

EPM5192LC84 - 192-Cell OTP PLD, 55ns, LCC-84 | Altera / Cypress

The Altera (now Intel/Altera, also resold as Cypress) EPM5192LC84 is a high-density, UV-1, OTP (One-Time Programmable) CMOS Complex Programmable Logic Device (CPLD) from the classic MAX 5000 family, packaged in an 84-pin LCC (PQCC84 / MS-018) ceramic-compatible plastic carrier. According to distributor and datasheet summaries, it integrates 192 logic macrocells, supports propagation delays around 55 ns, and is built on a CMOS process designed for high-speed glue-logic, bus decoding, and state-machine integration. A CPLD (Complex Programmable Logic Device) is a non-volatile programmable logic IC that combines the architecture of a PAL/GAL with on-chip EEPROM/EPROM/flash configuration memory. It sits in the programmable-logic hierarchy between simple SPLDs (PAL/GAL) and FPGAs. CPLDs offer deterministic timing, instant-on configuration, and high drive strength, making them ideal for bus interfacing, address decoding, and control logic. The MAX 5000 family is one of the earliest Altera CPLD generations, predating the MAX 7000/MAX II/MAX V lines, and is now classified as mature/last-time-buy across most channels. Key features of the EPM5192LC84 include 192 macrocells, 55 ns pin-to-pin propagation delay (tPD), CMOS low-power operation, and a generous 84-pin LCC footprint that exposes all user I/O for full utilization. The device is JTAG-configurable via Altera legacy programming tools (MAX+PLUS II baseline), supports multiple I/O standards of its era, and provides programmable macrocell flip-flops with separate set/reset and clock options. Technically, the MAX 5000 architecture uses a classic AND-OR programmable array feeding a flexible macrocell register. The 192-cell count equates to roughly 48 logic array blocks (LABs) in the MAX 5000 taxonomy. The 84-pin LCC package delivers robust thermal and mechanical performance for industrial and legacy military/avionics sockets. Because the device is OTP (or one-time-UV-erasable depending on variant), firmware is committed during manufacture or via windowed UV erasure in development. Typical applications include address/control bus decoding in 8086/68000-era microprocessor systems, glue logic replacement of multiple 74LS/74F TTL packages, industrial machine control boards, and legacy telecom backplane interfacing. The instant-on nature of the non-volatile configuration makes it well-suited to deterministic boot sequences where FPGAs would otherwise require external PROMs. When designing with this part, verify the programming algorithm in MAX+PLUS II legacy mode and confirm second-source availability through Altera/Intel distribution. The LCC-84 socket footprint requires through-hole or socketed mounting; PCB land pattern should match JEDEC MS-018 PQCC84. For new designs, evaluate MAX V (5M240Z) or MAX II (EPM240) as modern, in-production equivalents with similar macrocell counts and lower power.

見積もり お問い合わせ
EPM5192LC84-1 - 192-Macrocell MAX 5000 EPLD, UV-OTP | Altera
EPM5192LC84-1

EPM5192LC84-1 - 192-Macrocell MAX 5000 EPLD, UV-OTP | Altera

The Intel / Altera EPM5192LC84-1 is a 192-macrocell UV-erasable / one-time-programmable Complex Programmable Logic Device (EPLD) from the MAX 5000 family, supplied in an 84-pin PLCC package. It combines high density with high-speed CMOS EEPROM-based logic and is intended for glue-logic, bus-interface, and state-machine replacement in legacy industrial designs. A Complex PLD (CPLD/EPLD) is a non-volatile programmable logic device that combines multiple PAL/GAL-like macrocell arrays with a programmable interconnect matrix, providing greater logic capacity than classic 22V10-style SPLDs while preserving deterministic timing. Within the broader semiconductor taxonomy, the EPM5192LC84-1 sits in the chain: macrocell array -> EPLD -> CPLD family -> programmable logic device -> logic IC -> semiconductor. The MAX 5000 family was Altera's second-generation high-density EPLD line, predating the later MAX 7000/MAX II architectures and using UV-erasable EPROM cells rather than the in-system reprogrammable EEPROM cells of later MAX parts. Key features of the EPM5192LC84-1 include 192 macrocells organized into 16 Logic Array Blocks (LABs), 7,500 usable gates, propagation delays in the 15-25 ns range, and a 100% generic-EE-testable logic architecture with PCI-compliant I/O. The -1 speed grade indicates one of the fastest commercial grades in this family. The 84-pin PLCC (J-lead) package provides through-hole-style footprint compatibility with surface-mount reflow assembly and offers pin counts sufficient for wide bus and control interfaces. Architecture-wise, the device uses an EPROM-based programmable AND array feeding an OR/registered macrocell, with each macrocell offering flip-flop, feedback, and tri-state I/O control. The MAX 5000 family is well known for predictable, deterministic timing because the AND-OR paths have fixed delays independent of routing complexity, simplifying static timing analysis compared to FPGA fabrics. Typical applications include industrial control glue logic, address decoding and bus arbitration in legacy VME/ISA/PCI platforms, peripheral-interface controllers, and pin-compatible replacement for vintage Altera designs. Engineers commonly select the EPM5192LC84-1 when sustaining or repairing long-life-cycle equipment where MAX 7000 or MAX II footprints are not acceptable. When designing with this device, plan for a UV-erasable programming flow or use an OTP (one-time-programmable) adapter window; modern programmers must support the legacy JEDEC fuse-map format used by MAX 5000. Ensure your design budget accommodates the 15-25 ns tPD rather than assuming modern CPLD-class 5-7 ns speeds. This page synthesizes distributor pricing, same-brand MAX 5000 alternatives, and practical legacy-design notes not consolidated in the original Altera datasheet family brochure.

見積もり お問い合わせ
EPM5192LC84-2 - MAX 5000 CPLD 192 Macrocells 84-PLCC | Altera
EPM5192LC84-2

EPM5192LC84-2 - MAX 5000 CPLD 192 Macrocells 84-PLCC | Altera

The Altera EPM5192LC84-2 is a member of the classic MAX 5000 family of high-speed, high-density CMOS EPLDs (Erasable Programmable Logic Devices) housed in an 84-pin PLCC package. It provides 192 macrocells and is specified for commercial temperature operation with the speed grade suffix "-2", which denotes Altera's second-tier propagation delay rating for this die. The device is targeted at glue-logic, bus-interface, and state-machine consolidation applications that previously required multiple TTL/CMOS packages. A Complex Programmable Logic Device (CPLD) is a non-volatile, instantly-rewritable digital IC that integrates AND/OR array logic, macrocell registers, and a programmable interconnect network onto a single die. The MAX 5000 family sits in Altera's taxonomy as a second-generation EPLD, sitting above simple PAL/GAL devices and below modern MAX II / MAX V non-volatile CPLDs. CPLDs offer deterministic propagation delay (independent of logic path), which makes them ideal for asynchronous interface bridging and bus decode logic where FPGAs' variable delay would be problematic. Key features of the EPM5192LC84-2 include 192 macrocells, a tPD (pin-to-pin propagation delay) defined by the speed grade suffix, programmable output polarity, and a JTAG-compatible or vendor-specific programming interface. The 84-pin PLCC (Plastic Leaded Chip Carrier) package is JEDEC-standardized and supports manual prototyping as well as volume surface-mount assembly. The device operates from a single 5V supply and consumes zero standby current when configured but unclocked. The EPM5192LC84-2 is built on a UV-erasable CMOS process (Altera denoted the OTP variant without the window as LC, while JEDEC ceramic-windowed versions were offered for development). The architecture combines a programmable AND array feeding a fixed OR array with each macrocell containing a flip-flop, output enable, and programmable polarity. Programming is performed via Altera's legacy programming hardware using a JEDEC-standard bitstream. Typical applications include 5V TTL glue logic replacement, microprogram sequencers, state-machine controllers, bus-address decoding, and legacy system upgrades where modern FPGAs would over-engineer the solution. Because the MAX 5000 family is from the early-1990s product generation, it is most commonly found in long-lifecycle industrial, military, and test-equipment designs that have been qualified for decades. Designers should note that the MAX 5000 family lacks modern features such as in-system programmability, hot-socketing, or 3.3V I/O tolerance - it is strictly a 5V TTL-compatible device. The "-2" speed grade is the slowest commercial tier; for higher speed, designers should consult the EPM5192GM/883B (military) variants or move to a MAX 7000/MAX 3000 family device. This page synthesizes XAIPART availability, parametric proximity to same-family variants, and practical design notes that are not duplicated in the original Altera datasheet or third-party distributor listings.

見積もり お問い合わせ
EPM5192LI - 192-Macrocell MAX 5000 CPLD 40MHz 5V | Altera
EPM5192LI

EPM5192LI - 192-Macrocell MAX 5000 CPLD 40MHz 5V | Altera

The Altera EPM5192LI is a high-density UV-erasable / OTP Complex Programmable Logic Device (CPLD) from the legacy MAX 5000 family, integrating 192 macrocells and approximately 3,750 usable gates in a CMOS architecture. It operates from a single 4.5V to 5.5V supply, supports a maximum toggle frequency of 40 MHz, and is housed in an 84-pin Plastic Leaded Chip Carrier (PQCC, package code J84) for surface-mount assembly. A Complex Programmable Logic Device (CPLD) is a non-volatile programmable logic IC that combines multiple PAL/GAL-like macrocell arrays with a central interconnect matrix, providing deterministic timing, low power, and instant-on behavior. CPLDs sit in the programmable-logic hierarchy between small SPLDs (PAL/GAL) and large FPGAs, and are typically used for glue logic, bus decoding, address mapping, and control-state machines where predictable propagation delay is critical. Key features of the EPM5192LI include 192 macrocells organized into 12 interconnected Logic Array Blocks (LABs), 7 dedicated inputs, 72 total inputs, and 64 user I/O lines. The device offers a propagation delay of 55 ns and is built on a CMOS process with EPROM (UV-erasable) non-volatile elements, allowing repeated programming during development. The 'I' suffix denotes the industrial operating-temperature range. Architecturally, the MAX 5000 series uses a programmable AND/OR array with a global interconnect that ties each LAB to the device pins. This produces fixed pin-to-pin timing regardless of how the logic is fitted - a defining advantage over SRAM-based FPGAs for timing-critical control paths. The EPROM cells retain configuration indefinitely with the package window covered, eliminating the need for a separate boot memory. Typical applications include legacy industrial controllers, telecom interface glue logic, military/aerospace systems (in the JM/883 screened variant), and replacement designs for obsolete board-level decode logic. The 84-pin PQCC package offers a JEDEC-standard land pattern that simplifies second-sourcing across vendors. When designing with this device, account for the 55 ns propagation delay in worst-case timing budgets and provide a stable 5V rail with adequate bulk decoupling. For new designs, consider migrating to a MAX II or MAX V CPLD for lower power, faster I/O, and longer-term availability. This page synthesizes distributor stock signals, parametric alternatives, and practical design guidance for the EPM5192LI that goes beyond the legacy datasheet summary.

見積もり お問い合わせ