集積回路

サブカテゴリ

📁 ADC/DAC 3,100+ 製品 📁 アンプIC 1,900+ 製品 📁 オーディオコーデック 18 製品 📁 オーディオIC 2 製品 📁 クロック＆タイミング 670+ 製品 📁 Comparator ICs 1 製品 📁 DSP 1,100+ 製品 📁 データ収集IC 2 製品 📁 デジタルポテンショメータ 4 製品 📁 ディスプレイドライバ＆コントローラ 1 製品 📁 FPGA & CPLD 7,300+ 製品 📁 インターフェースIC 3,400+ 製品 📁 LEDドライバ 1 製品 📁 ロジックIC 460+ 製品 📁 メモリIC 870+ 製品 📁 マイクロコントローラ 20,000+ 製品 📁 マイクロプロセッサ 4 製品 📁 モータドライバ 1 製品 📁 その他 1 製品 📁 Sensor and Detector Interfaces 1 製品 📁 専用IC 15 製品 📁 ビデオIC 14 製品

製品 (39,000+)

KSZ9021GNI - Gigabit Ethernet PHY | Microchip Technology
KSZ9021GNI

KSZ9021GNI - Gigabit Ethernet PHY | Microchip Technology

The Microchip Technology KSZ9021GNI is a triple-speed Gigabit Ethernet physical-layer transceiver supporting 10Base-T, 100Base-TX, and 1000Base-T data rates in a 64-pin QFN package measuring 8 mm by 8 mm. It operates from a 3.135 V to 3.465 V supply and provides GMII or MII connectivity to the host digital controller. The part supports data rates up to 1000 Mbps and an operating temperature range of -40 °C to +85 °C. An Ethernet physical-layer transceiver, commonly called an Ethernet PHY, converts digital data into signals suitable for twisted-pair cabling and converts received cable signals back into digital data. In the broader hierarchy, the KSZ9021GNI is an interface IC, a network interface, an Ethernet transceiver, and ultimately a semiconductor used within a wired-networking system. The KSZ9021 supports all three major Ethernet rates used over category-5 unshielded twisted-pair cable. Its GMII interface provides the high-speed parallel connection normally required for 1000 Mbps operation, while MII support allows lower-speed or resource-constrained systems to use the same PHY family. The verified 3.135 V to 3.465 V core supply range centers around the conventional 3.3 V operating point and leaves only 165 mV of variation above nominal. A 125 MHz clock output can be enabled after power-up or reset by pulling the CLK125_EN strap-in pin high. In GMII mode, the dedicated GTX_CLK input accepts the MAC-provided transmit clock. These clock functions allow the digital Ethernet interface to be synchronized to the PHY without requiring every system to use an additional external clock source. The KSZ9021 is appropriate for industrial networking equipment, embedded Ethernet gateways, routers, switches, set-top equipment, and other systems that need a copper-Ethernet interface. The -40 °C to +85 °C operating range also makes it suitable for industrial equipment, although the final design must verify all voltage, timing, layout, and thermal requirements against the manufacturer datasheet. The 8 mm by 8 mm QFN-64 package supports dense PCB layouts but requires careful exposed-pad, via, and thermal-management practices. Input and output supplies should be decoupled close to their pins, and the Ethernet magnetics, clock source, media-dependent resistor networks, and signal-routing layout must follow the reference implementation in the manufacturer datasheet. This product page combines verified distributor pricing, availability, interface details, package information, and sourcing links with practical Ethernet design guidance. It also distinguishes verified facts from parameters that require confirmation in the full KSZ9021GN datasheet, avoiding unsupported substitution or compatibility claims.

見積もり お問い合わせ
KSZ9021GQ - Gigabit Ethernet Transceiver | Microchip
KSZ9021GQ

KSZ9021GQ - Gigabit Ethernet Transceiver | Microchip

The Microchip Technology KSZ9021GQ is a single-port 10/100/1000Base-T Gigabit Ethernet transceiver with GMII/MII support, supplied in a 128-pin lead-free PQFP package measuring 14 x 20 mm. It provides the physical copper interface for Gigabit Ethernet processors and switches operating at 1000 Mbps or 10/100 Mbps, while Clause 28 auto-negotiation selects the highest common mode supported by both link partners. A Gigabit Ethernet transceiver is an interface IC that combines transmit and receive functions between a digital MAC and twisted-pair copper cabling. Within the network hierarchy, it connects an Ethernet MAC or switching silicon to 10/100/1000Base-T media, converting parallel digital traffic into physical-layer signaling and receiving signaling for delivery to the MAC. The GMII and MII interfaces provide standardized paths to compatible processors, switches, and controllers. The supplied data identifies full-duplex Gigabit Ethernet operation, 8/8 transceiver classification, GMII/MII compatibility, and a 3.3 V operating supply. Production-oriented features include parametric NAND tree fault detection, Micrel LinkMD time-domain-reflectometry cable diagnostics, and remote plus local loopback. These diagnostics help locate board I/O faults and faulty copper cabling during system bring-up, deployment, and manufacturing test. The KSZ9021GQ uses IEEE 802.3 Clause 28 auto-negotiation for UTP link partners. This allows 10 Mbps, 100 Mbps, or 1000 Mbps operation according to shared link capability rather than a fixed manual speed assumption. Its diagnostic architecture therefore supports both link establishment and fault isolation in industrial networking, embedded systems, communications equipment, test systems, and production lines. Typical deployments include single-port embedded Ethernet designs, industrial controllers, network interface adapters, communication appliances, and Gigabit switches. Designers should preserve the datasheet's recommended power, decoupling, magnetics, and copper-layout topology because high-speed analog performance depends on controlled supply noise, impedance, return paths, and transformer integration. Pin-level electrical and timing details must be taken directly from the manufacturer datasheet. A key sourcing consideration is package replacement. The KSZ9021GQ uses a 128-pin PQFP, whereas the related KSZ9021GN uses a 64-pin QFN. Those package options are not pin-compatible drop-in replacements for an existing 128-pin PCB, so migration requires a redesign rather than simple component substitution. Confirm availability, price, and lifecycle status with an authorized distributor before committing a production BOM. This page consolidates the verified manufacturer and distributor details for the KSZ9021GQ, adds diagnostics and interface context, and distinguishes true footprint compatibility from related but mechanically different KSZ9021 package variants. It is intended to accelerate engineering review while keeping unspecified electrical values explicitly marked for datasheet verification.

見積もり お問い合わせ
KSZ9021RL Gigabit Ethernet PHY, RGMII, 64-LQFP | Microchip
KSZ9021RL

KSZ9021RL Gigabit Ethernet PHY, RGMII, 64-LQFP | Microchip

The Microchip Technology KSZ9021RL is a single-port Gigabit Ethernet physical-layer transceiver with integrated 10BASE-T, 100BASE-TX, and 1000BASE-T support, RGMII MAC interfacing, and a 64-pin lead-free E-LQFP package. It communicates over standard Category 5 unshielded twisted pair and supports IEEE 802.3 Clause 28 auto-negotiation so a link partner can select the highest mutually supported speed. The verified product information identifies 3.3 V operation, 1000 Mbps capability, and lead-free construction. A Gigabit Ethernet PHY, also called an Ethernet physical-layer transceiver, sits between a network media-access controller and the copper cable. It converts digital MAC data into electrical signals for transmission and converts received cable signals back into digital data. The KSZ9021RL is therefore positioned within the Ethernet interface hierarchy: network controller, interface transceiver, PHY, Ethernet transceiver, interface IC, and semiconductor. The KSZ9021 family provides RGMII support and a low-jitter 125 MHz reference-clock output on CLK125_NDO. That clock can provide a lower-cost reference-clock alternative for RGMII MACs that otherwise require a separate 125 MHz crystal or oscillator. Auto-negotiation follows IEEE 802.3 Clause 28 and selects the highest common operating mode between connected link partners. Its three-speed support allows one physical network interface to handle 10 Mb/s, 100 Mb/s, and 1000 Mb/s links. The KSZ9021RL is packaged in a 64-pin lead-free E-LQFP, while related KSZ9021RN, KSZ9021GN, and KSZ9021GQ order codes use different package configurations and pin counts. Package identity is essential during substitution: the 48-pin QFN RN version and the other family packages cannot be treated as pin-compatible replacements for the RL device. Although all use the KSZ9021 name, footprint and pin assignment must be checked before redesigning or sourcing a substitute. Typical applications include industrial Ethernet controllers, embedded network equipment, set-top boxes, digital media systems, and communication equipment using an RGMII-capable MAC. The device is appropriate when the design requires integrated triple-speed copper Ethernet, auto-negotiation, and a shared MAC interface rather than a purely passive or single-speed physical layer. Layout should treat the analog PHY and magnetics interface as a high-speed, sensitive signal path. Keep copper traces controlled, provide the decoupling and analog-supply arrangements required by the manufacturer datasheet, and route differential pairs away from noisy switching nodes. Verify magnetics, cable, termination, and thermal conditions against the complete system design rather than treating the PHY as a standalone digital component. This page combines verified manufacturer and distributor information with package-specific selection guidance, pricing, and practical Ethernet design considerations. It does not infer unreleased electrical limits or present package variants as drop-in substitutes when their footprints differ.

見積もり お問い合わせ
KSZ9021RLI - Gigabit Ethernet PHY Transceiver, RGMII, 64-LQFP-EP | Microchip
KSZ9021RLI

KSZ9021RLI - Gigabit Ethernet PHY Transceiver, RGMII, 64-LQFP-EP | Microchip

The Microchip Technology KSZ9021RLI is a single-port Gigabit Ethernet Physical Layer Transceiver (PHY) supporting 10Base-T, 100Base-TX, and 1000Base-T data rates over standard CAT-5 UTP cable. Housed in a 64-pin E-LQFP (10x10 mm) exposed-pad package, the device integrates GMII, MII, and RGMII MAC interfaces, delivering a 1 Gbps data rate with on-chip termination and LinkMD cable diagnostics. The KSZ9021RLI operates from a 3.3V supply (3.135V to 3.465V) with internal 1.2V LDO for the core, and uses 1.2V or 3.3V interface logic. An Ethernet PHY (Physical Layer transceiver) is the analog front-end that connects a Media Access Controller (MAC) to twisted-pair copper cabling, encoding/decoding MLT-3 and PAM-5 line signals and performing 1000Base-T echo cancellation, equalization, and cross-talk suppression. The KSZ9021 sits at the boundary between the digital MAC and the analog copper medium (RJ45), and is part of the broader Ethernet PHY family -> Ethernet transceiver -> network interface IC -> communication IC hierarchy. Modern Gigabit PHYs such as the KSZ9021 typically integrate DSP-based adaptive equalization to recover signals across 100m of CAT-5e cable. Key features include 1 Gbps line-side throughput with on-chip 100-ohm termination resistors, LinkMD TDR-based cable diagnostics for identifying open/short faults, Energy-Efficient Ethernet (EEE) support for IEEE 802.3az power-saving states, and integrated 1.2V regulator. The exposed thermal pad on the LQFP-EP package reduces theta_JA for high-temperature industrial environments (-40C to +85C operating range). Architecturally, the KSZ9021RL combines a DSP-based echo canceller, an MLT-3/PAM-5 line driver, and a digital RGMII/GMII serializer with auto-negotiation and HP Auto-MDIX for automatic polarity reversal. The internal reference clock can be supplied via a 25 MHz crystal or external oscillator, simplifying BOM cost versus PHYs that require separate reference clocking. Typical applications include industrial Ethernet switches, IP cameras and surveillance NVRs, programmable logic controllers (PLCs), networked printers, Gigabit network interface cards, and embedded Linux/Windows networking gateways. The RGMII interface is favored for high-speed connections to Marvell, Broadcom, and ARM-based SoCs that lack integrated PHY. Design consideration: Place the KSZ9021 within 25 mm of the RJ45 magnetics and keep the MDI traces impedance-matched (100-ohm differential) and length-matched to within 2 mm. Use the exposed pad as the primary heatsinking path and stitch it to a ground pour for EMI containment. This page synthesizes distributor pricing, drop-in alternatives, and practical PCB layout/design notes not found in the manufacturer datasheet, providing actionable engineering guidance beyond the raw datasheet content.

見積もり お問い合わせ
KSZ9021RN Gigabit Ethernet Transceiver | Microchip
KSZ9021RN

KSZ9021RN Gigabit Ethernet Transceiver | Microchip

The Microchip Technology KSZ9021RN is a single-chip 10/100/1000 Mbps IEEE 802.3 Ethernet transceiver with RGMII support, supplied in a 48-pin 7 x 7 mm QFN package. It supports 3.3 V operation with 2.5 V-tolerant GMII, MII, and RGMII I/O, and provides programmable transmit and receive delays for board-timing adjustment. An Ethernet PHY, or physical-layer transceiver, converts digital data from a network controller into electrical signals for copper cabling and converts received signals back into digital data. The KSZ9021 belongs to the Ethernet transceiver hierarchy alongside network-interface controllers, magnetics, connectors, and CAT5e/CAT6 cabling. It handles the physical layer while the linked controller manages higher-level frame processing. The device supports automatic negotiation of 10, 100, or 1000 Mbps operation. Its RGMII interface is associated with the KSZ9021R configuration, while the datasheet describes 3.3 V/2.5 V-tolerant digital I/O and configurable timing delays on both transmit and receive paths. Loopback modes support verification of analog and digital paths, and Micrel LinkMD TDR-based cable diagnostics can identify faulty copper cables. The KSZ9021RN is the smaller package option within the KSZ9021 family. The manufacturer offers the same transceiver in a 64-pin lead-free E-LQFP as KSZ9021RL, a 64-pin lead-free QFN as KSZ9021GN, and a 128-pin lead-free PQFP as KSZ9021GQ. Only the 48-pin QFN ordering code is mechanically interchangeable with an existing KSZ9021RN footprint; the other family packages require PCB changes. Typical uses include industrial Ethernet equipment, network controllers, routers, switches, IP cameras, and embedded systems requiring a copper Ethernet physical layer. The RGMII timing controls are especially useful when signal-integrity or propagation-delay differences between controller and PHY require board-level compensation. Design the 48-QFN layout according to the manufacturer footprint and datasheet guidance, paying particular attention to exposed-pad thermal dissipation, copper-return paths, magnetics isolation, and RGMII trace matching. Confirm device programming, strap configuration, clock requirements, cable support, and operating-temperature grade before releasing a production design. This page consolidates verified manufacturer and distributor information, separates genuine drop-in choices from package variants, and adds application, sourcing, and design guidance beyond a basic distributor listing. Values not explicitly supplied by the verified sources remain explicitly marked as needed rather than estimated.

見積もり お問い合わせ
KSZ9021RNI - Gigabit Ethernet PHY Transceiver, RGMII, QFN-48 | Microchip
KSZ9021RNI

KSZ9021RNI - Gigabit Ethernet PHY Transceiver, RGMII, QFN-48 | Microchip

The Microchip Technology KSZ9021RNI is a single-port triple-speed (10Base-T/100Base-TX/1000Base-T) Gigabit Ethernet physical-layer transceiver supporting RGMII, GMII, and MII MAC interfaces, packaged in a 48-pin QFN (7x7 mm) with exposed pad. It integrates an entire 1 Gbps PHY on-chip including a DSP-based physical block, line driver, encoder/decoder, and twisted-pair termination, communicating over standard CAT-5 unshielded twisted-pair cable. A Gigabit Ethernet PHY (Physical Layer Transceiver) is a mixed-signal IC that sits between the MAC layer of an Ethernet controller and the magnetic RJ-45 interface, performing analog line encoding (PAM-5 / MLT-3 / NRZ depending on speed), echo/next-crosstalk cancellation, adaptive equalization, and clock-data recovery. The KSZ9021 belongs to the Ethernet transceiver family of physical-layer devices, within the broader power management and data communication semiconductor category, supporting 1.0 Gbps full-duplex operation per IEEE 802.3. Key features include auto-negotiation and link detection, integrated 1.2V LDO, HP Auto-MDIX crossover support, low-power 25 MHz crystal reference, and on-chip termination resistors. The part supports Jumbo Frame sizes and Energy-Detect power-down modes. The 48-QFN exposed-pad package provides a low-thermal-resistance path suitable for industrial temperature operation from -40C to +85C. Architecturally, the device uses a DSP-based receive path with adaptive equalization and baseline wander correction, plus a line-driving block with on-chip termination. It interfaces to the host MAC through RGMII (the default mode) at 1.8V/2.5V/3.3V tolerant I/O, simplifying SoC connection across multiple voltage rails. Per Microchip datasheet DS00003050A, the part requires a single 3.3V supply, with the internal 1.2V core regulated by an integrated LDO. Typical applications include industrial Ethernet switches, IP cameras and surveillance equipment, network routers and gateways, broadband gateway and CPE platforms, and factory automation controllers. The wide -40C to +85C industrial temperature range makes it suitable for harsh-environment deployments where commercial-grade parts would fail. When designing with the KSZ9021RNI, follow the reference schematic in the datasheet for the analog supply decoupling scheme (separate AVDD33/AVDD18 decoupling with ferrite beads) and route the MDI differential pairs as 100-ohm differential lines. Note: per Microchip support, the KSZ9021 family is marked "Not recommended for new designs" with the KSZ9031 family as the recommended migration path. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes that supplement the manufacturer datasheet with engineer-focused information for sourcing and design decisions.

見積もり お問い合わせ
KSZ9031MNXCC - Gigabit Ethernet PHY Transceiver 64-QFN | Microchip
KSZ9031MNXCC

KSZ9031MNXCC - Gigabit Ethernet PHY Transceiver 64-QFN | Microchip

The Microchip Technology KSZ9031MNXCC is a single-chip, triple-speed (10Base-T/100Base-TX/1000Base-T) Gigabit Ethernet physical layer transceiver packaged in a 64-pin QFN (8x8 mm) lead-free housing. It supports the IEEE 802.3 standard, integrates GMII and MII MAC-side interfaces with 3.3V, 2.5V, and 1.8V tolerant I/Os, and performs hardware auto-negotiation to automatically select the highest link-up speed across 10/100/1000 Mbps. On-die termination, baseline wander correction, and adaptive equalization provide robust signal integrity over Cat-5e twisted-pair copper media. A PHY (physical layer device) is the lowest layer of the OSI networking stack and is responsible for encoding/decoding analog line signals onto the cable and presenting a digital MAC interface to the link partner. The KSZ9031 family occupies the gigabit PHY tier of Microchip's networking IC hierarchy: PHY -> Ethernet transceiver -> network interface IC -> wired-connectivity semiconductor. Modern SoCs typically lack an integrated 1G copper PHY, so an external part like the KSZ9031MNXCC is required to connect to standard RJ-45 magnetics. Key differentiating features include a 1.2V core with integrated LDO regulators, Wake-on-LAN support, HP Auto-MDIX crossover detection, and a programmable LED interface for link/activity/speed indication. The device operates from a single 3.3V supply and consumes approximately 0.7W typical at gigabit full-duplex. Energy-detect power-down and link-disconnect modes drop quiescent power dramatically when the cable is unplugged, suiting always-on but power-conscious embedded designs. Typical applications include industrial Ethernet gateways, network routers and switches, IP cameras and surveillance NVRs, gaming consoles, set-top boxes, networked printers, and embedded Linux/SoC platforms that expose a GMII or MII bus. The part's AEC-Q100 absence directs designers to industrial-grade end equipment; for automotive Ethernet, Microchip's KSZ9031RNX series is the qualified counterpart. The 8x8 mm QFN-64 footprint is a widely adopted PHY footprint, simplifying PCB layout and enabling second-source flexibility. The 'CC' suffix indicates the commercial temperature grade (0C to +70C), distinguishing it from 'RNX' (industrial -40C to +85C) variants. When laying out the KSZ9031MNXCC, place the four differential MDI pairs as 100-ohm differential routes with length matching within 50 mils, isolate the analog ground island from the digital ground with a ferrite bead, and route the 25 MHz reference crystal within 5 mm of the XI/XO pins. Use the recommended Bob Smith termination network on unused MDI pairs to suppress common-mode noise. Reference the manufacturer datasheet GMII/MII timing diagrams for high-speed MAC interface traces.

見積もり お問い合わせ
KSZ9031MNXIC - Automotive Gigabit Ethernet PHY | Microchip
KSZ9031MNXIC

KSZ9031MNXIC - Automotive Gigabit Ethernet PHY | Microchip

The Microchip KSZ9031MNXIC is an integrated triple-speed Ethernet physical-layer transceiver supporting 10Base-T, 100Base-TX, and 1000Base-T over standard CAT-5 unshielded twisted-pair cable. It is an automotive-qualified Gigabit Ethernet PHY with LinkMD cable diagnostics, supplied in a 64-pin lead-free QFN package measuring 8 mm by 8 mm. An Ethernet physical-layer transceiver, or Ethernet PHY, converts digital data from a network controller into electrical signals suitable for twisted-pair cabling and converts received signals back into digital data. The KSZ9031 belongs to the PHY layer within the Ethernet communication hierarchy, supporting copper Ethernet links in automotive, industrial, and embedded network equipment. Its triple-speed operation allows one physical-layer device to interoperate with 10, 100, and 1000 Mb/s network controllers. The verified source data identifies the KSZ9031 family as automotive qualified and highlights LinkMD cable diagnostics, power-saving features, and GMII/MII support. LinkMD diagnostics help a system identify cable faults such as opens, shorts, and incorrect wiring, reducing commissioning and maintenance time. GMII and MII compatibility gives designers flexibility when connecting the PHY to microcontrollers, network controllers, FPGAs, or other digital controllers. The device is packaged in a 64-QFN, 8 mm by 8 mm surface-mount format. Its exposed thermal construction and lead-free package support compact PCB designs, although final thermal performance depends on the PCB copper area, airflow, and the exact operating current established by the selected operating mode. Typical applications include automotive Ethernet gateways, vehicle infotainment systems, industrial Ethernet controllers, network switches, embedded servers, and equipment requiring copper Gigabit Ethernet connectivity. The KSZ9031MNXIC is appropriate when a design needs one PHY to cover legacy 10 Mb/s links as well as 100 Mb/s and Gigabit networks. For new layouts, engineers should follow the manufacturer reference schematic and pin definitions, preserve high-speed differential routing geometry, provide the required decoupling, and validate magnetics, cable, and connector compatibility. Existing boards should also verify controller voltage levels and interface timing before replacing another PHY. This page combines verified distributor and manufacturer information with application guidance, pinout documentation, and engineering considerations that help teams evaluate the KSZ9031MNXIC for new designs or replacement programs.

見積もり お問い合わせ
KSZ9031RN - Triple-Speed Gigabit Ethernet PHY | Microchip
KSZ9031RN

KSZ9031RN - Triple-Speed Gigabit Ethernet PHY | Microchip

The Microchip Technology KSZ9031RN is an automotive-qualified, fully integrated triple-speed Ethernet physical-layer transceiver supporting 10Base-T, 100Base-TX, and 1000Base-T operation in a 48-QFN package measuring 7 mm by 7 mm. It links a digital network processor or Ethernet controller to standard CAT-5 unshielded twisted-pair cable through four integrated transceivers, while LinkMD cable diagnostics help identify wiring faults. An Ethernet PHY is the physical-layer component in a network communication hierarchy. It converts digital parallel or serial data from a MAC or network processor into electrical signaling suitable for copper cabling, then converts received signals back into digital data. A triple-speed Gigabit Ethernet PHY can negotiate 10 Mbps, 100 Mbps, or 1000 Mbps operation, allowing one physical network interface to support legacy and high-speed links. The KSZ9031 therefore sits between a network controller and an RJ45 connector or other CAT-5 medium interface. Key verified features include full-duplex operation across all three supported rates and digital I/O tolerance for 1.8 V, 2.5 V, and 3.3 V systems. The automotive qualification is particularly relevant to in-vehicle Ethernet designs. LinkMD diagnostics and production-test support improve commissioning and fault isolation, while the exposed pad in the 48-QFN package supports thermal performance. The supplied sources also describe parametric NAND-tree support for detecting faults between KSZ9031 I/O connections and the board. The KSZ9031 family supports GMII or MII digital interfaces according to its configuration. These interfaces connect the PHY to a MAC or Ethernet-capable system-on-chip using separate transmit and receive data paths plus control signals. Exact timing limits, register defaults, magnetics recommendations, and electrical characteristics must be taken from the manufacturer datasheet; they were not present in the supplied search excerpts and are therefore not inferred here. Typical uses include automotive Ethernet gateways, infotainment systems, vehicle domain controllers, industrial network interfaces, communications equipment, and other embedded systems that require copper Ethernet connectivity with cable diagnostics. An automotive network design can place the PHY beside the host processor and Ethernet magnetics, then use LinkMD results during production test or field maintenance to investigate cable, connector, and routing faults. Layout is critical because a 1000Base-T link depends on precise high-speed differential routing and controlled impedance. Follow the manufacturer reference layout and recommended component values rather than substituting generic magnetics or termination networks. Keep the exposed-pad thermal path unobstructed, provide the specified local decoupling, and route all four differential pairs as controlled-impedance PCB traces with suitable return paths. This page consolidates the verified manufacturer and distributor descriptions, available cross-reference evidence, application guidance, and design cautions. It distinguishes confirmed information from missing electrical details so that engineers can use it for initial device selection without mistaking unverified assumptions for datasheet specifications.

見積もり お問い合わせ
KSZ9031RNXCC - Gigabit Ethernet PHY RGMII | Microchip
KSZ9031RNXCC

KSZ9031RNXCC - Gigabit Ethernet PHY RGMII | Microchip

The Microchip Technology KSZ9031RNXCC is a completely integrated triple-speed (10Base-T / 100Base-TX / 1000Base-T) Ethernet physical-layer transceiver for transmission and reception of data on standard CAT-5 unshielded twisted pair (UTP) cable, supplied in a 48-pin QFN (7x7 mm) package. It features an RGMII (Reduced Gigabit Media Independent Interface) that complies with the RGMII Version 2.0 specification, with on-chip data-to-clock delay timing and programming options to adjust TX/RX clock paths. A Gigabit Ethernet PHY (physical-layer transceiver) is the analog front-end of a wired Ethernet link, translating between digital MAC data and differential signaling on the copper cable while performing auto-negotiation, link training, and signal integrity compensation. Within the network hierarchy, the PHY sits below the MAC (media access controller) and above the magnetics + RJ-45 connector; together they form the OSI Layer-1 / Layer-2 boundary of an Ethernet port. KSZ9031RNXCC is part of Microchip's KSZ9031 family of integrated triple-speed PHYs and targets Gigabit Ethernet designs requiring low BOM cost. Key features include on-chip termination resistors for the four differential pairs, integrated LDO controller to drive a low-cost external MOSFET for the 1.2V core supply, automatic correction of differential pair misplacements and polarity reversals, programmable propagation delay compensation, and LinkMD cable diagnostics. The device also supports Energy Efficient Ethernet (EEE) IEEE 802.3az, Wake-on-LAN, and a hardware power-down (CPD) mode that draws only a few milliamps. The KSZ9031RNXCC uses a 1.2V core derived from an internal regulator that requires only a single external MOSFET and bypass caps, reducing total BOM by eliminating a standalone 1.2V LDO. The RGMII Version 2.0 timing is provided on-chip, so most designs need no external delay lines on the MAC-to-PHY strobe traces, which simplifies PCB layout. AEC-Q100 automotive qualification is available on certain KSZ9031 variants (consult the KSZ9031 family datasheet for specific ordering codes), making the device attractive for in-vehicle networking as well as industrial Ethernet. Typical applications include Gigabit Ethernet switches and routers, industrial control and factory automation nodes, set-top boxes and IPTV gateways, network-attached storage (NAS), automotive infotainment backbones, and any embedded Linux or RTOS board that needs a CAT-5 wired uplink with low component count. When designing with this part, follow the Microchip reference schematic: route the four MDI differential pairs with 100-ohm differential impedance and length matching within 50 mils, place the 1.2V MOSFET and bulk capacitors as close to the chip as possible, and use strap resistors on MODE[3:0] to set the default PHY address and operating mode. After hardware reset, software can re-program all strap options via the MDIO/MDC management interface. This page consolidates distributor pricing, drop-in alternatives within the same 48-QFN footprint, and practical design notes not found in the manufacturer datasheet alone, giving engineers a single reference for board bring-up and second-sourcing decisions.

見積もり お問い合わせ
KSZ9031RNXIA-TR - Gigabit Ethernet PHY RGMII 48-QFN | Microchip
KSZ9031RNXIA-TR

KSZ9031RNXIA-TR - Gigabit Ethernet PHY RGMII 48-QFN | Microchip

The Microchip Technology KSZ9031RNXIA-TR is a fully integrated triple-speed (10Base-T/100Base-TX/1000Base-T) Gigabit Ethernet physical-layer transceiver supplied in a 48-pin QFN (7x7 mm) package with exposed pad, qualified to industrial temperature grade. It implements the physical coding sublayer (PCS), physical medium attachment (PMA), physical medium dependent (PMD), and twisted-pair PHY functions required to deliver 10/100/1000 Mbps over standard CAT-5 UTP cable, and presents data to a host MAC through a Reduced Gigabit Media Independent Interface (RGMII). A gigabit Ethernet PHY (Physical Layer device) is the lowest layer of the OSI networking model and is responsible for converting digital data from a MAC controller into analog signals that traverse copper cabling, and vice versa. Modern Gigabit PHYs integrate DSP-based echo and crosstalk cancellers, adaptive equalization, and feed-forward correction to maintain 1000BASE-T link integrity across 100 m of CAT-5e cable. The KSZ9031 family belongs to the broader category of 10/100/1000 Ethernet transceivers, sitting below the MAC and above the magnetics in the typical BOM. Key features of the KSZ9031RNXIA-TR include: support for RGMII v1.3 and v2.0 (with on-chip delay), 1.8/2.5/3.3V tolerant I/O via separate VDDIO and AVDD rails, integrated termination resistors, LinkMD cable-diagnostics for open/short detection, IEEE 802.3az Energy Efficient Ethernet (EEE), 1588v2 timing support, and four-speed auto-negotiation with HP Auto-MDIX. The device is supplied in a 7x7 mm 48-QFN package that requires only a 25 MHz reference clock. Architecturally, the KSZ9031 uses a DSP-based receiver with adaptive equalization and baseline wander correction, combined with a class-AB line driver. The internal PHY address, mode, and clock-skew straps are sampled at RESET_N de-assertion through the MODE[3:0] pins, allowing board designs to configure RGMII timing, EEE, and reference-clock mode without external EEPROM in most cases. Management is performed through a standard MDC/MDIO two-wire serial interface (clause 22 and clause 45). Typical applications include industrial Ethernet switches, automotive infotainment and ADAS camera links, factory automation PLCs, IP set-top boxes, network-attached storage (NAS), and any embedded design that needs a wired 1 Gbit/s uplink to a host processor or switch. The industrial temperature range (-40C to +85C) makes the KSZ9031RNXIA-TR suitable for harsh-environment designs. When designing with this part, observe the 1.0 V (or 1.2 V) AVDD core supply sequencing relative to the 3.3 V analog rail, and place the 1.0 uF + 0.1 uF decoupling pair as close to each AVDD pin as possible. Connect the central exposed pad (EPAD) to a solid ground pour to meet the 31.6 C/W thermal resistance, and follow Microchip's reference MDI layout in the datasheet to maintain 1000BASE-T return loss. The -TR suffix indicates Tape and Reel packaging for high-volume assembly. This page synthesizes distributor pricing, same-package drop-in alternatives from the KSZ9031 family, and practical design notes not aggregated in a single location in the manufacturer datasheet. Cross-reference material is drawn from DigiKey, Mouser, LCSC, and Microchip application note AN2918 (KSZ9031RNX to KSZ9131RNX migration guide).

見積もり お問い合わせ
KSZ9031RNXIC - Gigabit Ethernet PHY Transceiver, RGMII, 48-QFN | Microchip
KSZ9031RNXIC

KSZ9031RNXIC - Gigabit Ethernet PHY Transceiver, RGMII, 48-QFN | Microchip

The Microchip Technology KSZ9031RNXIC is a completely integrated triple-speed (10Base-T / 100Base-TX / 1000Base-T) Ethernet physical-layer transceiver designed for transmission and reception of data on standard CAT-5 unshielded twisted pair (UTP) cable, packaged in a 48-pin QFN (7x7 mm) with exposed pad. It supports RGMII version 2.0 timing with on-chip programmable delay and provides a single-chip Gigabit Ethernet interface for IEEE 802.3 applications. A Gigabit Ethernet PHY (Physical Layer transceiver) is the analog front-end IC that connects a MAC (Media Access Controller) to a copper cable, performing PCS/PMA encoding, line driving, echo/next-cable cancellation, and link training. The KSZ9031RNXIC belongs to the Ethernet transceiver family -> network interface IC -> communication semiconductor hierarchy, and is fully compliant with IEEE 802.3 10/100/1000BASE-T specifications. Synonyms for this category include GbE PHY, Gigabit Ethernet transceiver, and triple-speed Ethernet PHY. Key features include support for 10/100/1000 Mbps operation, RGMII interface with on-chip timing delay per RGMII v2.0 (with programming options for external delay adjustment), LinkMD cable diagnostics for cable health monitoring, Wake-on-LAN (WoL) support, and integrated termination resistors that eliminate the need for external magnetics-side resistor networks. The device operates from 1.8V/2.5V/3.3V supplies and offers automotive temperature grade options (KSZ9031RNXIA variant is AEC-Q100 qualified). Architecturally, the KSZ9031RNXIC uses a DSP-based echo and crosstalk canceller with a 4-channel (A/B/C/D) analog front end, supporting auto-negotiation and auto-MDI/MDIX crossover. Its on-chip RGMII delay eliminates the PCB trace-length matching constraint required by RGMII v1.3 designs, simplifying layout for SoC + PHY interconnects. The 48-QFN package provides a low thermal resistance path and a small PCB footprint for space-constrained designs. Typical applications include industrial Ethernet switches, automotive gateway ECUs, IP surveillance cameras, network routers and switches, industrial automation controllers, and any embedded system requiring a wired 10/100/1000 Mbps Ethernet uplink. The RGMII bus makes the part a natural companion to NXP i.MX, Microchip SAMA5/SAM9, and TI Sitara host processors. When designing with this part, follow the KSZ9031RNX Hardware Design Checklist (Microchip DS00003391) for magnetics selection, RJ45 integration, and power-rail decoupling. Use a 25 MHz reference crystal or 25 MHz LVCMOS clock source, and route the RGMII traces length-matched within 50 mils if on-chip delay is disabled. This page consolidates distributor pricing, drop-in alternatives, and practical design notes not found in the manufacturer datasheet, including a same-package alternative comparison versus the KSZ9031MNX family.

見積もり お問い合わせ
KSZ9031RNXIC-TR - GbE PHY Transceiver RGMII 48-QFN | Microchip
KSZ9031RNXIC-TR

KSZ9031RNXIC-TR - GbE PHY Transceiver RGMII 48-QFN | Microchip

The Microchip Technology KSZ9031RNXIC-TR is a fully integrated triple-speed Gigabit Ethernet physical-layer transceiver (PHY) supporting 10Base-T, 100Base-TX, and 1000Base-T over standard CAT-5 unshielded twisted-pair cable, housed in a 48-pin QFN (7x7 mm) package with RGMII MAC-side interface. Key features include 1.8V/2.5V/3.3V tolerant I/O supplies, on-chip termination resistors, LinkMD cable-diagnostics, and an automotive-grade (-40C to +85C industrial; -40C to +125C automotive) operating range. The KSZ9031 integrates the physical coding sublayer (PCS), physical medium attachment (PMA), and physical medium dependent (PMD) layers in one die, reducing the BOM to a single 25 MHz reference crystal, an RJ45 jack with integrated magnetics, and a few decoupling capacitors. A Gigabit Ethernet PHY (Physical-layer transceiver) is the analog front-end that connects a digital Media Access Controller (MAC) to the copper cable plant. It performs line-side encoding/decoding (PAM-5 with 4D-PAM5 trellis coding for 1000Base-T), echo/return-loss cancellation, baseline-wander correction, and equalization, then exposes clean digital data to the MAC over RGMII, GMII, or MII. In the broader taxonomy: PHY > Ethernet transceiver > network interface IC > wired-communication semiconductor. The KSZ9031 belongs to the IEEE 802.3 Ethernet family (10/100/1000 Mbps). The KSZ9031's RGMII timing and programmable skew on TX/RX clock lines simplify PCB routing versus GMII. The integrated 1000Base-T transceiver delivers sub-microsecond latency and complies with IEEE 802.3, 802.3u, and 802.3ab. LinkMD TDR-based cable diagnostics detect open/short and estimate cable distance, helping field-debug link failures. Hardware strap pins configure default speed, MDI/MDIX, and operating mode without firmware. Typical applications include automotive infotainment and driver-assistance Ethernet, industrial Ethernet switches and PLCs, embedded router/gateway boards, IP cameras, and any Linux/embedded SoC board needing a 1 Gbit/s copper network port. The KSZ9031RNXIC-TR is widely designed in with NXP i.MX, TI Sitara, and Microchip SAMA7G7 host CPUs. When designing with this part, place the 25 MHz crystal within 5 mm of the XI/XO pins, keep the analog 1.2V AVCC plane isolated from digital 3.3V IO, and ensure the RJ45 magnetics center-tap is correctly terminated per the KSZ9031 reference schematic. Use LinkMD to put 100/1000 link margins on every board pre-shipment. This page synthesizes distributor pricing, drop-in alternatives, automotive-grade options, and practical PCB layout notes not found in the manufacturer datasheet, providing a one-stop resource for engineers evaluating GbE PHYs.

見積もり お問い合わせ
KSZ9031RNXUB-TRVAO - Gigabit Ethernet PHY Transceiver | Microchip
KSZ9031RNXUB-TRVAO

KSZ9031RNXUB-TRVAO - Gigabit Ethernet PHY Transceiver | Microchip

The Microchip KSZ9031RNXUB-TRVAO is a fully integrated triple-speed (10Base-T/100Base-TX/1000Base-T) Gigabit Ethernet physical-layer transceiver with RGMII/GMII/MII MAC interface support, supplied in a 48-pin lead-free WQFN package with wettable flanks. A Gigabit Ethernet physical-layer transceiver (PHY) is a mixed-signal IC that implements the Physical Coding Sublayer (PCS), Physical Medium Attachment (PMA), and Physical Medium Dependent (PMD) sublayers defined in IEEE 802.3. It connects an Ethernet MAC (typically inside an SoC, MCU, or FPGA) to a copper medium via magnetics and a RJ-45 connector. The KSZ9031 family belongs to Microchip's ethernet transceiver category, sitting between the MAC layer and the magnetics in the OSI stack. Within the broader taxonomy: ethernet transceiver -> physical layer device (PHY) -> network IC -> interface IC -> semiconductor. The PHY converts parallel MAC-side data into serial 1.25 Gbaud symbols for 1000Base-T, with all baseband echo-cancellation, cross-talk cancellation, and baseline-wander correction performed on-chip. Key specifications include support for 10/100/1000 Mbps operation over standard CAT-5 UTP cable, 1.8V/2.5V/3.3V supply rails, four drivers and four receivers, full-duplex operation, programmable LED outputs for link/activity/speed indication, and energy-detect power-down plus Wake-on-LAN (WOL) with custom-packet detection. The device exposes a 125 MHz reference clock output and supports the RGMII v1.3 / v2.0 specification with on-chip DLL for skew-compensation between clock and data. Hardware configuration is performed via strap-in pins and an MDC/MDIO management interface. Architecturally, the KSZ9031 uses a DSP-based digital adaptive equalizer and on-die line termination, eliminating the need for external termination resistors. It integrates baseline-wander correction, feed-forward equalization (FFE), decision-feedback equalization (DFE), and a 4D-PAM5 trellis decoder, achieving robust BER performance on CAT-5 cable exceeding 100m. The analog front-end operates from a single 3.3V analog supply with an internal LDO providing 1.2V to the digital core. Typical applications include automotive infotainment and telematics ECUs, ADAS domain controllers, industrial Ethernet gateways, in-vehicle networks (IVN), and any AEC-Q100 qualified Ethernet node. The KSZ9031RNXUB-VAO variant is AEC-Q100 Grade 2 qualified, supporting automotive operating temperatures from -40C to +105C, while the standard commercial KSZ9031RNX targets 0C to +70C. When designing with this transceiver, follow Microchip reference designs for the magnetics (1:1 center-tapped) and 49.9 ohm termination layout to preserve IEEE 802.3 compliance. Decouple each supply pin with a 0.1 uF ceramic capacitor placed within 3 mm of the pin, and provide a separate analog and digital ground plane tied together at a single point under the IC. This page synthesizes distributor pricing, AEC-Q100 qualified drop-in alternatives, and practical PCB layout guidance not found in the manufacturer datasheet alone, giving automotive hardware engineers a single reference for sourcing and second-sourcing this Ethernet PHY.

見積もり お問い合わせ
KSZ9031RNXUB-VAO - Gigabit Ethernet Transceiver, AEC-Q100, WQFN-48 | Microchip
KSZ9031RNXUB-VAO

KSZ9031RNXUB-VAO - Gigabit Ethernet Transceiver, AEC-Q100, WQFN-48 | Microchip

The Microchip Technology KSZ9031RNXUB-VAO is a completely integrated triple-speed (10Base-T/100Base-TX/1000Base-T) Gigabit Ethernet physical-layer transceiver for transmission and reception of data on standard CAT-5 unshielded twisted-pair (UTP) cable, housed in a 48-pin lead-free WQFN (7x7 mm) package. The device features an RGMII MAC interface, supports 10/100/1000 Mbps operation, and carries AEC-Q100 qualification for automotive applications. On-chip termination resistors, baseline wander correction, and adaptive equalization simplify PCB design and reduce external BOM. A Gigabit Ethernet transceiver (PHY) is a physical-layer device that converts between the digital MAC-side interface (here, RGMII) and the analog line-side signaling on copper twisted-pair cable. It sits between an Ethernet MAC (typically inside an SoC, FPGA, or Ethernet switch) and the RJ45 magnetics/MDI connector, and is the cornerstone of any 1000Base-T link. The KSZ9031 belongs to the broader Ethernet PHY hierarchy: Ethernet transceiver -> physical layer device (PHY) -> network interface IC -> wired networking semiconductor. Key features include a 125 MHz reference clock output, energy-detect power-down for reduced power when no cable is attached, Wake-on-LAN (WOL) support with robust custom-packet detection, programmable LED outputs for link/activity/speed indication, and remote and local loopback for verifying analog and digital data paths. The standard KSZ9031RNX is offered in 48-pin QFN; the AEC-Q100 automotive variants KSZ9031RNXUB-VAO and KSZ9031RNXVB-VAO use the 48-pin lead-free WQFN. The KSZ9031MNX version provides a 64-pin QFN footprint. Technically, the device integrates all front-end analog blocks - the 10/100/1000 Mbps PHY, MDI termination resistors, baseline wander correction, adaptive equalization, and crosstalk cancellation - to deliver robust 1000Base-T performance over CAT-5 cable. The RGMII interface supports 1.5V/1.8V/2.5V/3.3V HSTL signaling and provides TX/RX clocks, data, and control. Energy-detect mode drops power consumption to approximately 75 mW when the link partner is disconnected. Typical applications include automotive infotainment, telematics, ADAS camera links, industrial Ethernet gateways, automotive gateways, and in-vehicle networking backbones where AEC-Q100 qualification is mandatory. Designers also use this part in ruggedized industrial switches and routers that demand the same automotive-grade reliability. When designing with the KSZ9031RNXUB-VAO, follow the reference schematic's recommended 1.2V/2.5V power-rail decoupling and 25 MHz reference-clock layout. Use the integrated termination resistors to minimize external component count, and ensure the magnetics meet the IEEE 802.3 return-loss specification for the chosen cable length. This page synthesizes distributor pricing, AEC-Q100 compliance details, drop-in Microchip alternatives, and reference design considerations not found in the manufacturer datasheet.

見積もり お問い合わせ
KSZ9031RNXVB-TRVAO - Gigabit Ethernet Transceiver, RGMII, QFN-48 | Microchip
KSZ9031RNXVB-TRVAO

KSZ9031RNXVB-TRVAO - Gigabit Ethernet Transceiver, RGMII, QFN-48 | Microchip

The Microchip Technology KSZ9031RNXVB-TRVAO is a completely integrated triple-speed (10Base-T/100Base-TX/1000Base-T) Gigabit Ethernet physical-layer transceiver with RGMII support, supplied in a 48-pin lead-free WQFN package. It offers full-duplex data transmission and reception on standard CAT-5 unshielded twisted pair (UTP) cable, delivers a 125 MHz reference clock output, and includes an energy-detect power-down mode that reduces consumption when no cable is attached. AEC-Q100 qualified for automotive Ethernet applications. A Gigabit Ethernet physical-layer transceiver (PHY) is the analog front-end IC that connects a digital MAC/controller to the copper media, handling line encoding/decoding, echo cancellation, cross-talk suppression, and link-training required for 1000BASE-T operation. The KSZ9031 belongs to the broader Ethernet PHY family (10/100/1000 transceiver -> Ethernet transceiver -> network interface IC -> semiconductor). It sits at OSI layer 1 of the networking stack, upstream of magnetics and RJ-45 connector, and downstream of the MAC-side RGMII/SGMII interface. Key features include 10/100/1000 Mbps triple-speed auto-negotiation, RGMII v1.3 / v2.0 MAC-side interface with HSTL or 1.8/2.5/3.3V selectable I/O, on-chip termination resistors for differential pairs, baseline wander correction, programmable LED outputs for link/activity/speed, and Wake-on-LAN (WOL) support with custom-packet detection. A low-latency 1000BASE-T receive path and integrated 1.2V LDO simplify BOM. Architecture is built on a DSP-based echo canceller and AFE using a 0.13um CMOS process, integrating all active magnetics-less PHY functions except the 1:1 isolation transformer and RJ-45. Reference clock can be sourced from a 25 MHz crystal or external oscillator. JTAG boundary-scan support is provided for board-level test. Typical applications include automotive infotainment Ethernet backbones, industrial Ethernet switches/routers, set-top box and IPTV MAC interfaces, network printers, gigabit uplink PHY for SBCs/SoCs, and ADAS camera networks. The 48-WQFN package is footprint-compatible with other KSZ9031 family members and several third-party Gigabit PHYs, easing dual-sourcing. When designing, place the KSZ9031 within 1 cm of the magnetics and route each MDI pair as a 100-ohm differential with intra-pair length matching under 0.5 mm. Provide a solid GND reference on layer 2 under the PHY, and decouple AVDD/AVDDPLL/DVDD with 0.1uF X7R plus 10uF bulk capacitors as close to each pin as possible. This page synthesizes distributor pricing, automotive-grade alternatives, and PCB-layout design notes beyond the manufacturer datasheet summary to support rapid PHY selection for Gigabit Ethernet designs.

見積もり お問い合わせ
KSZ9031RNXVB-VAO - Gigabit Ethernet RGMII Transceiver AEC-Q100 | Microchip
KSZ9031RNXVB-VAO

KSZ9031RNXVB-VAO - Gigabit Ethernet RGMII Transceiver AEC-Q100 | Microchip

The Microchip Technology KSZ9031RNXVB-VAO is a single-chip 10/100/1000 Mbps IEEE 802.3 compliant Gigabit Ethernet transceiver with RGMII (Reduced Gigabit Media Independent Interface) support, housed in a 48-pin lead-free WQFN (wettable-flank) package. The -VAO suffix designates the AEC-Q100 automotive-qualified variant, and the RNXVB sub-family integrates on-chip RGMII Version 2.0 compliant TX/RX clock-to-data skew with programming options for external delay timing and per-path delay correction, eliminating PCB-level delay lines. A Gigabit Ethernet transceiver is a physical-layer device that connects a MAC (Media Access Controller) to the copper medium via twisted-pair magnetics, encoding/decoding 1000BASE-T/100BASE-TX/10BASE-T signaling and providing PCS, PMA, and PHY functions defined by IEEE 802.3 clauses 22-40. The KSZ9031 family belongs to the Ethernet PHY hierarchy (Ethernet transceiver -> physical layer device -> network interface IC) and supports GMII/MII or RGMII MAC-side interfaces depending on sub-variant, sitting between the SoC MAC and the RJ45/Magnetics front-end. Key features include 3.3V/2.5V/1.8V tolerant MAC-side I/Os, on-chip termination resistors, AEC-Q100 Grade 2 qualification (-40C to +105C), Energy-Efficient Ethernet (EEE) support per IEEE 802.3az, Wake-on-LAN, auto-negotiation with HP Auto-MDIX, and remote/local loopback for diagnostic verification of both analog and digital data paths. The WQFN wettable-flank package enables automated optical inspection (AOI) of solder joints - critical for automotive PCB assembly. Architecturally, the device integrates a DSP-based baseband processor, a low-noise analog front-end with on-chip LDO regulators, and an RGMII interface block that supports RGMII-ID (internal delay on TX, RX, or both). It interfaces directly to a single 3.3V supply (with internal regulation generating 1.2V core rails), reducing external BOM. Typical power consumption is approximately 450 mW active at 1 Gbps and 80 mW in EEE LPI state. Typical applications include automotive infotainment Ethernet, ADAS camera links, in-vehicle networking backbones, industrial Ethernet switches, and any design requiring a 1 Gbps RGMII PHY qualified for harsh environments. Compared to consumer-grade KSZ9031RNX (standard QFN-48), the -VAO part uses wettable-flank leads for solder joint inspection. When designing in, route the 125 MHz RGMII clock and data signals with matched impedance (typically 50 ohm SE) and length-matching to within the RGMII v2.0 spec (typically 50 mil tolerance on the PCB). Use a 25 MHz external crystal or 125 MHz LVCMOS reference; configure strap pins or MDIO registers for desired clock delay mode. This page synthesizes distributor pricing, drop-in alternatives from the same KSZ9031 family and across brands, and practical PCB layout notes not always summarized in the manufacturer datasheet.

見積もり お問い合わせ
KSZ9131MNXC - Gigabit Ethernet Transceiver | Microchip
KSZ9131MNXC

KSZ9131MNXC - Gigabit Ethernet Transceiver | Microchip

The Microchip Technology KSZ9131MNXC is a single-chip 10/100/1000 Mbps Gigabit Ethernet transceiver with GMII, MII, and RGMII interfaces, IEEE 802.3 compliance, and 3.3 V, 2.5 V, and 1.8 V-tolerant I/O in a 64-pin QFN package measuring 8 x 8 mm. It supports automatic selection of link speed and duplex mode. A Gigabit Ethernet physical-layer transceiver converts parallel digital data into differential Ethernet signals and converts received signals back into data for a network controller or switching fabric. The KSZ9131MNXC belongs to the Ethernet transceiver hierarchy that includes PHY devices, physical-layer ICs, interface ICs, and semiconductor components. Its integrated termination and power-management features simplify the connection between an Ethernet medium and a digital system. The device handles 10, 100, and 1000 Mbps operation and provides auto-negotiation for automatic link-speed and duplex selection. GMII, MII, and RGMII interfaces give designers options for connecting network processors, switching silicon, routers, and embedded equipment. The I/O circuitry tolerates 3.3 V, 2.5 V, and 1.8 V signals, supporting lower-voltage host interfaces while the core can operate from a single 3.3 V supply. On-chip termination resistors are provided for the differential pairs, reducing the number of external matching components required on a typical Ethernet implementation. An on-chip LDO controller supports single 3.3 V supply operation and requires one external FET to generate the internal core voltage. These features are especially useful when board area, component count, and repeatable high-speed layout are priorities. Typical applications include industrial Ethernet equipment, network switches, routers, embedded control systems, telecom edge hardware, test and measurement instruments, and network-connected appliances. The combination of Gigabit data-rate support and multiple parallel interface options allows one transceiver family to cover widely different system-clock and bus architectures. Layout remains the primary design consideration because differential Ethernet pairs must be routed as controlled-impedance transmission lines with minimal impedance discontinuities. Follow the pin-description table and reference-layout guidance in the manufacturer datasheet for exact pin assignments, component placement, via placement, and layer-transition geometry. Confirm signal-integrity, magnetics, power-supply, and thermal requirements at the system level. This page combines manufacturer specifications, pin and package information, drop-in replacement analysis, interface-specific comparison data, and practical PCB-design guidance. It is intended to accelerate component selection, schematic review, footprint verification, and Ethernet-interface implementation without reducing the decision to a list of headline speed ratings.

見積もり お問い合わせ
KSZ9131MNXI - Gigabit Ethernet Transceiver | Microchip
KSZ9131MNXI

KSZ9131MNXI - Gigabit Ethernet Transceiver | Microchip

Microchip KSZ9131MNXI is a single-chip Gigabit Ethernet transceiver supporting 10, 100, and 1000 Mbps operation through IEEE 802.3-compliant GMII, MII, and RGMII interfaces. The device supports 3.3 V, 2.5 V, and 1.8 V tolerant I/O operation and is packaged in a 64-pin QFN measuring 8 mm by 8 mm. Automatic negotiation selects the highest supported link speed and duplex mode. An Ethernet transceiver converts between a digital media-access-control interface and differential Ethernet signals. It belongs to the hierarchy of Ethernet interface controllers, physical-layer transceivers, interface ICs, and semiconductors. By integrating the digital interface, analog transmit and receive functions, clocking, and termination functions in one device, the KSZ9131MNXI can simplify the physical layer of an Ethernet equipment design. The principal features include support for GMII, MII, and RGMII host interfaces, automatic speed and duplex negotiation, integrated termination resistors for differential pairs, and an on-chip LDO controller. The LDO controller supports operation from a single 3.3 V supply while requiring one external FET to generate the internal core supply. Voltage-tolerant I/O operation allows the host-facing interface to use 3.3 V, 2.5 V, or 1.8 V signal levels according to the system design. The KSZ9131 family supports both RGMII and reduced-pin interface arrangements through its configuration strap inputs. After power-up or reset, the device enters RGMII operation when the MODE[3:0] straps select an RGMII-capable configuration. This configurability allows one transceiver family to support multiple Ethernet equipment architectures, although the selected interface determines the host-side timing, pin connections, and external circuitry required by the design. Typical uses include industrial Ethernet gateways, network switches, routers, set-top equipment, test instruments, and embedded network-access controllers. The 10/100/1000 Mbps capability makes the device appropriate for links that may negotiate down to 100 Mbps or 10 Mbps when the connected equipment or cable configuration does not support gigabit operation. The integrated termination resistors also reduce the number of external components required around the differential Ethernet pairs. Hardware implementation requires careful treatment of power integrity and signal integrity. The variable DVDDH supply should be connected to the selected 3.3 V, 2.5 V, or 1.8 V I/O rail, with a bulk capacitor near the supply source to limit startup droop. Decoupling capacitors should be positioned as close as practical to the device pins to suppress high-frequency noise and reduce susceptibility to EMI coupling. This product summary combines the manufacturer interface capabilities, package information, configuration details, and hardware implementation guidance into a design-focused reference. It also provides application context, drop-in candidate evaluation, and practical PCB guidance for engineers developing 10/100/1000 Mbps Ethernet equipment.

見積もり お問い合わせ
KSZ9131RNXC - Gigabit Ethernet PHY Transceiver, RGMII, QFN-48 (Tape & Reel)
KSZ9131RNXC

KSZ9131RNXC - Gigabit Ethernet PHY Transceiver, RGMII, QFN-48 (Tape & Reel)

The Microchip Technology KSZ9131RNXC is an integrated triple-speed (10Base-T/100Base-TX/1000Base-T) Gigabit Ethernet physical-layer transceiver that supports transmission and reception over standard CAT-5, CAT-5e, and CAT-6 unshielded twisted pair cable, housed in a 48-pin QFN (7x7 mm) package. It features RGMII/GMII/MII MAC-side interfacing, an integrated 1.25 GHz PLL, on-chip termination, and LinkMD cable diagnostics for cable-plant fault detection. The device operates from a single 3.3V supply with internal 1.2V LDO regulation and consumes roughly 600 mW typical during 1000Base-T link operation. It is AEC-Q100 qualified for automotive Ethernet in-vehicle networking. An Ethernet PHY (physical layer transceiver) is a mixed-signal IC that converts digital MAC frames into analog line signals for transmission over copper twisted pair, then recovers and decodes incoming signals back into digital data. The PHY sits below the MAC layer in the OSI model and handles line coding (PAM-16 for 1000Base-T, MLT-3 for 100Base-TX, and Manchester for 10Base-T), echo cancellation, crosstalk mitigation, clock and data recovery, and link-training. The KSZ9131 belongs to the gigabit Ethernet PHY family, which is a subset of Ethernet interface ICs in the broader interface IC category under integrated circuits. Key features of the KSZ9131RNXC include auto-negotiation and HP Auto-MDI/MDIX crossover at all three speeds, Energy Efficient Ethernet (EEE) IEEE 802.3az support, Wake-on-LAN, four programmable LED indicators, JTAG boundary-scan support, and a 1.8V/2.5V/3.3V tolerant RGMII I/O interface. The device uses a DSP-based architecture with echo and near-end/far-end crosstalk cancellers to achieve the 100-meter CAT-5 link budget required by IEEE 802.3. The KSZ9131 is built on a low-power CMOS process and uses adaptive equalization plus baseline wander correction to maintain robust performance over installed cable. Its integrated termination resistors eliminate the need for external 100-ohm resistor networks on each differential pair, reducing BOM count by about 8 resistors per port. The device supports both GMII and RGMII MAC interfaces, selectable at reset via strap pins. Typical applications include automotive in-vehicle networking gateways, industrial Ethernet switches and gateways, IP cameras and surveillance equipment, network routers and access points, and embedded industrial automation systems using EtherCAT or PROFINET. The automotive-grade qualification (AEC-Q100) makes it especially suited for telematics control units, ADAS sensor hubs, and zonal architectures that require Gigabit Ethernet over single twisted pair or quad twisted pair cabling. When designing with the KSZ9131, allocate a 50 MHz reference clock source (crystal or oscillator) and follow the reference layout in the datasheet. Both 3.3V and 1.2V rails are required (the 1.2V is generated internally from the 3.3V supply). Maintain 100-ohm differential impedance on MDI traces and keep the analog ground island isolated from digital switching returns to preserve SNR. This page consolidates distributor pricing, verified drop-in alternatives, and practical PCB layout considerations that complement the manufacturer datasheet and migration guide AN2918.

見積もり お問い合わせ
KSZ9131RNXC-TR - Gigabit Ethernet PHY Transceiver, RGMII, QFN-48
KSZ9131RNXC-TR

KSZ9131RNXC-TR - Gigabit Ethernet PHY Transceiver, RGMII, QFN-48

The Microchip Technology KSZ9131RNXC-TR is an integrated triple-speed (10Base-T/100Base-TX/1000Base-T) Gigabit Ethernet physical-layer transceiver that supports transmission and reception over standard CAT-5, CAT-5e, and CAT-6 unshielded twisted pair cable, housed in a 48-pin QFN (7x7 mm) package. It features RGMII/GMII/MII MAC-side interfacing, an integrated 1.25 GHz PLL, on-chip termination, and LinkMD cable diagnostics for cable-plant fault detection. The device operates from a single 3.3V supply with internal 1.2V LDO regulation and consumes roughly 600 mW typical during 1000Base-T link operation. It is AEC-Q100 qualified for automotive Ethernet in-vehicle networking. An Ethernet PHY (physical layer transceiver) is a mixed-signal IC that converts digital MAC frames into analog line signals for transmission over copper twisted pair, then recovers and decodes incoming signals back into digital data. The PHY sits below the MAC layer in the OSI model and handles line coding (PAM-16 for 1000Base-T, MLT-3 for 100Base-TX, and Manchester for 10Base-T), echo cancellation, crosstalk mitigation, clock and data recovery, and link-training. The KSZ9131 belongs to the gigabit Ethernet PHY family, which is a subset of Ethernet interface ICs in the broader interface IC category under integrated circuits. Key features of the KSZ9131RNXC-TR include auto-negotiation and HP Auto-MDI/MDIX crossover at all three speeds, Energy Efficient Ethernet (EEE) IEEE 802.3az support, Wake-on-LAN, four programmable LED indicators, JTAG boundary-scan support, and a 1.8V/2.5V/3.3V tolerant RGMII I/O interface. The device uses a DSP-based architecture with echo and near-end/far-end crosstalk cancellers to achieve the 100-meter CAT-5 link budget required by IEEE 802.3. The KSZ9131 is built on a low-power CMOS process and uses adaptive equalization plus baseline wander correction to maintain robust performance over installed cable. Its integrated termination resistors eliminate the need for external 100-ohm resistor networks on each differential pair, reducing BOM count by about 8 resistors per port. The device supports both GMII and RGMII MAC interfaces, selectable at reset via strap pins. Typical applications include automotive in-vehicle networking gateways, industrial Ethernet switches and gateways, IP cameras and surveillance equipment, network routers and access points, and embedded industrial automation systems using EtherCAT or PROFINET. The automotive-grade qualification (AEC-Q100) makes it especially suited for telematics control units, ADAS sensor hubs, and zonal architectures that require Gigabit Ethernet over single twisted pair or quad twisted pair cabling. When designing with the KSZ9131, allocate a 50 MHz reference clock source (crystal or oscillator) and follow the reference layout in the datasheet. Both 3.3V and 1.2V rails are required (the 1.2V is generated internally from the 3.3V supply). Maintain 100-ohm differential impedance on MDI traces and keep the analog ground island isolated from digital switching returns to preserve SNR. This page consolidates distributor pricing, verified drop-in alternatives, and practical PCB layout considerations that complement the manufacturer datasheet and migration guide AN2918.

見積もり お問い合わせ
KSZ9131RNXI - Gigabit Ethernet Transceiver | Microchip
KSZ9131RNXI

KSZ9131RNXI - Gigabit Ethernet Transceiver | Microchip

The Microchip Technology KSZ9131RNXI is a single-chip 10/100/1000 Mbps Ethernet transceiver supporting GMII, MII, and RGMII interfaces in a 48-QFN package measuring 7 x 7 mm. The device is IEEE 802.3 compliant, supports automatic negotiation of link speed and duplex mode, and accepts 3.3 V, 2.5 V, and 1.8 V-tolerant I/O levels. It also provides a 125 MHz reference-clock output, on-chip termination resistors for differential pairs, and an on-chip LDO controller that permits single 3.3 V supply operation with one external FET. A Gigabit Ethernet transceiver, also called an Ethernet PHY, converts between digital MAC-layer data and analog signals carried over twisted-pair cabling. The KSZ9131 belongs to the interface IC hierarchy: Ethernet PHY > physical-layer transceiver > network interface IC > semiconductor. Integrating copper-pair drivers, receivers, clocking, link management, and diagnostics into one device simplifies the hardware around a network processor, gateway, router, or industrial controller. Key features include automatic selection among 10, 100, and 1000 Mbps speeds and half- or full-duplex operation. Programmable LED outputs report link, activity, and speed status. Wake-on-LAN support uses custom-packet detection, while an energy-detect power-down mode reduces consumption when a cable is not attached. The integrated LinkMD time-domain-reflectance diagnostic helps identify faults in installed copper cabling, and baseline-wander correction supports reliable receive performance. The KSZ9131 supports GMII, MII, and RGMII host interfaces, giving designers several options for connecting the PHY to an Ethernet MAC. At 1000 Mbps, RGMII uses both edges of a 125 MHz clock for data and control signals, corresponding to an 8 ns clock period as defined by the RGMII 2.0 specification. Differential-pair termination is integrated on chip, reducing the number of external matching components. An external FET and the device's LDO controller support a compact single-3.3 V power architecture. Typical uses include industrial Ethernet equipment, routers, gateways, switches, embedded network controllers, and other systems requiring 10/100/1000-Mbps copper connectivity. The transceiver can also suit application-specific equipment that needs programmable link and activity indicators, cable diagnostics, reduced standby consumption, or Wake-on-LAN behavior. The combination of IEEE 802.3 operation, automatic negotiation, and multiple MAC-interface options supports both standard and compact network designs. When designing the PCB, preserve the recommended high-speed copper routing and separation between transmit and receive paths. Follow the manufacturer's pin-description table when assigning power, ground, clock, RGMII, and magnetics-interface signals. Confirm the external-FET configuration and decoupling requirements directly against the manufacturer datasheet before releasing the layout, because incorrect termination or clock topology can affect signal integrity and auto-negotiation. This product page combines manufacturer specifications, package details, interface capabilities, application guidance, and compatibility-focused alternatives. It also organizes the principal engineering decisions around clocking, power architecture, cable diagnostics, and PCB implementation so that design teams can assess the KSZ9131RNXI before beginning a new Ethernet interface layout.

見積もり お問い合わせ
KSZ9477STXI - 7-Port Gigabit Ethernet Switch | Microchip
KSZ9477STXI

KSZ9477STXI - 7-Port Gigabit Ethernet Switch | Microchip

The Microchip Technology KSZ9477STXI is a fully integrated, managed seven-port Gigabit Ethernet switch with five integrated 10/100/1000 Mbps copper PHYs and two configurable serial interfaces. It supports SGMII, RGMII, MII, and RMII connectivity and is controlled through I2C or SPI. The device is supplied in a 128-pin TQFP exposed-pad package measuring 14 x 14 mm and is identified as an industrial-temperature variant. An Ethernet switch is a network-semiconductor device that receives Ethernet frames on one port, processes Layer 2 information, and forwards traffic to one or more destination ports. The KSZ9477 belongs to the managed-switch hierarchy: Ethernet switch, Layer 2 managed Gigabit Ethernet switch, Ethernet interface controller, and semiconductor. Integrating five copper PHYs, two configurable interfaces, management logic, and advanced traffic features reduces the number of discrete network components required in industrial and communications equipment. Verified distributor information identifies ring redundancy, IEEE 1588 v2 support, AVB, Energy Efficient Ethernet, Wake-on-LAN, QoS, LinkMD+, and SGMII support. These features support deterministic traffic handling, synchronized networks, reduced power during low activity, fault recovery, and flexible PHY uplinks. The two non-PHY ports can be configured for SGMII, RGMII, MII, or RMII according to the manufacturer product description, allowing the switch to connect a mix of copper and processor-facing network interfaces. The KSZ9477STXI combines five integrated Gigabit PHYs with two configurable ports in one network device. Its management interfaces support I2C and SPI, while its Layer 2 feature set covers timing-sensitive traffic, redundancy, power efficiency, and link diagnostics. Compared with a discrete multi-PHY design, consolidation can reduce board-level component count, simplify firmware control, and centralize port configuration and status monitoring. Typical installations use the KSZ9477 in industrial Ethernet controllers, networked automation equipment, communications infrastructure, embedded systems, and managed edge devices. Copper ports can connect sensors, programmable logic controllers, industrial computers, and field equipment, while SGMII or RGMII ports can connect a host processor or additional network interface. System designers must confirm the manufacturer datasheet for electrical limits, clocking requirements, supported media configurations, strap settings, exposed-pad layout, and firmware sequencing. For PCB implementation, provide the datasheet-specified power and decoupling networks, route each differential copper pair as a controlled-impedance differential pair, and preserve the exposed-pad copper and via arrangement. Provide independent clocking, reset, and management-interface pull-ups or pull-downs exactly as specified. Validate media, firmware, thermal performance, fault-recovery behavior, and timing margins before production release. This page combines the verified Microchip product description with distributor feature, interface, package, and sourcing data. It adds application guidance, PCB cautions, and selection context without inventing electrical limits, prices, pin assignments, or unsupported replacement claims.

見積もり お問い合わせ
KSZ9563RNXC - 3-Port Gigabit Ethernet Switch | Microchip
KSZ9563RNXC

KSZ9563RNXC - 3-Port Gigabit Ethernet Switch | Microchip

Microchip Technology KSZ9563RNXC is a three-port Gigabit Ethernet switch with MII, RMII, and RGMII interfaces, supplied in a 64-QFN package measuring 8 x 8 mm. According to the Microchip product page, the device supports IEEE 1588v2 Precision Timing Protocol and EtherSynch, positioning it for synchronized industrial, automotive, and communications networks. An Ethernet switch is a network-semiconductor category that connects multiple Ethernet ports, forwards frames between them, and manages physical-layer network traffic. The KSZ9563 integrates three Gigabit Ethernet ports into one device, reducing the component count required for a multiport network node compared with discrete Ethernet PHY implementations. This integration places the KSZ9563 within the broader hierarchy of Ethernet controllers, network interface controllers, and semiconductor components. The switch combines RGMII, RMII, and MII host interfaces with IEEE 1588v2 timing support. Microchip also identifies AVB, Energy Efficient Ethernet, Wake-on-LAN, quality-of-service, and LinkMD features for the KSZ9563 family. These capabilities support designs requiring precise packet timing, traffic prioritization, reduced link energy, remote wake behavior, and PHY-status monitoring within a compact network interface subsystem. The RGMII interface supports high-throughput connections to a host processor or dedicated switching logic, while RMII and MII provide alternatives for systems using different host bus architectures. IEEE 1588v2 Precision Timing Protocol allows participating network devices to maintain precise time relationships, which is useful when measurements or events must be correlated across multiple nodes. EtherSynch provides additional timing synchronization capability for compatible network designs. Typical uses include industrial Ethernet equipment, factory automation controllers, automotive in-vehicle networking systems, synchronized test equipment, communications infrastructure, and embedded network gateways. In these systems, the three integrated ports can connect local endpoints and upstream network segments while reducing the number of separate Ethernet PHY devices required at the board edge. The principal design consideration is interface selection. A board using RGMII must provide the corresponding data and control paths, while RMII and MII designs require different clocking and signal arrangements. Validate the selected interface against the host processor, magnetics, connector layout, reference clock, and reset architecture before finalizing the PCB because changing host-interface choices is not a footprint-only substitution. This page organizes the KSZ9563RNXC capabilities, application guidance, package information, and procurement questions into one engineering reference. It also distinguishes confirmed device functions from specifications that require confirmation in the manufacturer datasheet, helping designers plan interface selection and PCB implementation before releasing hardware.

見積もり お問い合わせ