マイクロコントローラ

製品 (18732)

ATSAMA5D27C-D1G-CUR - 500MHz Cortex-A5 MPU 1Gbit DDR2 SiP | Microchip
ATSAMA5D27C-D1G-CUR

ATSAMA5D27C-D1G-CUR - 500MHz Cortex-A5 MPU 1Gbit DDR2 SiP | Microchip

The Microchip Technology ATSAMA5D27C-D1G-CUR is a high-performance, low-power ARM Cortex-A5 microprocessor unit (MPU) running up to 500 MHz, integrating 1 Gbit of DDR2 SDRAM in a System-in-Package (SiP) configuration. Housed in a 289-ball TFBGA (14x14 mm, 0.8 mm pitch), this SAMA5D2 series SoC combines a single Cortex-A5 core with 32 KB I-cache and 32 KB D-cache, NEON media engine, and a rich peripheral set including EMAC, USB, CAN-FD, FLEXCOM, ISI, SSC, and a Peripheral Touch Controller. An ARM Cortex-A5 based MPU (Microprocessor Unit) is a 32-bit application-class processor core implementing the ARMv7-A architecture, typically paired with a memory management unit (MMU) and used in embedded Linux and real-time operating system designs. Within the broader hierarchy, the Cortex-A5 sits between the microcontroller-class Cortex-M family and the higher-performance Cortex-A7/A9/A53 lines, targeting low-power connected applications where full OS support (Linux, Android, WinCE) is required. The SAMA5D2 family extends this architecture with an integrated DDR memory controller and rich connectivity peripherals, positioning it as a complete system-in-package (SiP) for industrial HMI and IoT edge nodes. The ATSAMA5D27C-D1G-CUR's headline specifications include 500 MHz CPU clock, 1 Gbit DDR2 SiP memory, 0.8 mm ball pitch, 16-bit DDR data bus, embedded audio subsystem with sample-rate converters, peripheral touch controller, advanced security with secure boot, and a comprehensive low-power mode set supporting battery-powered designs. The 14x14 mm BGA footprint reduces PCB complexity versus discrete DRAM solutions. Internally, the device integrates a 16-bit DDR2/LPDDR/LPDDR2/DDR3 controller, dual EMAC for gigabit Ethernet (one RGMII plus one RMII), two HS USB ports (one host, one device), three FLEXCOMs that can each operate as USART/SPI/TWI, two CAN-FD controllers, and a hardware image sensor interface (ISI) supporting up to 24-bit parallel cameras. Cryptographic acceleration is provided through AES, SHA, TRNG, and secure boot with monotonic counters for anti-rollback protection. Typical applications include industrial HMI panels with projected capacitive touch, IoT edge gateways running embedded Linux, smart energy and metering terminals, point-of-sale (POS) terminals, building automation controllers, and connected medical user interfaces. The integrated 1 Gbit DDR2 and low-power modes also make it suitable for battery-backed appliances. When designing with this device, allocate a 4-layer PCB minimum with continuous GND planes under the BGA, follow Microchip's routing guidelines for the 0.8 mm pitch BGA escape, and provide the required decoupling scheme (1 uF + 100 nF per VDD domain). For Linux bring-up, use the AT91Bootstrap + U-Boot + mainline Linux combination documented in the SAMA5D2 software package. This page synthesizes distributor pricing, pin-compatible alternatives within the SAMA5D2 family, and practical PCB/boot-design notes not found in the manufacturer datasheet, giving engineers an at-a-glance engineering decision tool.

見積もり お問い合わせ
ATSAMA5D27C-D5M-CU - 500MHz Cortex-A5 MPU, 512Mb DDR2 SiP | Microchip
ATSAMA5D27C-D5M-CU

ATSAMA5D27C-D5M-CU - 500MHz Cortex-A5 MPU, 512Mb DDR2 SiP | Microchip

The Microchip Technology ATSAMA5D27C-D5M-CU is a 500 MHz ARM Cortex-A5 microprocessor unit (MPU) that integrates 512 Mbit of DDR2 SDRAM inside a 289-ball LFBGA System-in-Package (SiP), measuring 14x14 mm with a 0.8 mm ball pitch. The SiP approach places the DRAM die directly on the package substrate, eliminating the need for an external DDR2 companion chip and removing PCB trace-matching concerns between the CPU and memory. An MPU is a CPU-centric integrated circuit that depends on external storage and peripherals, unlike a microcontroller (MCU) that integrates them on-die. The ATSAMA5D27C-D5M-CU sits in the hybrid System-in-Package category: it ships as a microprocessor but embeds DDR2 inside the BGA. Within the broader taxonomy, it is an application processor -> embedded microprocessor -> ARM Cortex-A SoC -> semiconductor IC. The SAMA5D2 series targets connected-embedded designs running Linux with mainline kernel support. Key differentiating specifications include a 32-bit single-core ARM Cortex-A5 core with NEON media engine and hardware FPU, a 16-bit databus Peripheral Touch Controller (PTC), an embedded audio subsystem with I2S and class-D amplifier interface, an advanced 2D graphics accelerator, and a low-power architecture with multiple sleep modes. The 0.8 mm ball pitch simplifies escape routing on 4-layer PCBs versus finer-pitch BGA alternatives. The architecture integrates dual Ethernet GMACs with 1588 PTP hardware timestamping, dual CAN-FD controllers, USB HSIC plus two USB 2.0 high-speed ports, three FLEXCOMs (configurable as USART/SPI/TWI), two SD/MMC interfaces, and an image sensor interface. Peripherals are routed through a multi-layer AHB/APB matrix for deterministic DMA-driven throughput. The low-leakage process supports battery-backed deployments. Typical applications include industrial HMI panels, building automation gateways, smart energy concentrators, point-of-sale terminals, medical patient-monitoring displays, and IoT edge nodes running Linux. The integrated PTC enables robust touchscreens without an external touch controller IC. When designing with this device, follow Microchip's SAMA5D2 hardware design checklist: respect the 0.8 mm BGA escape rules, generate a clean 1.2V core supply from a PMIC such as the MCP16502, and route any external peripherals with controlled impedance. The SiP removes external DRAM but the CPU still requires the Linux BSP and AT91Bootstrap to boot. This page synthesizes Microchip datasheet parameters, current distributor pricing, drop-in SiP variants from the same SAMA5D2 family, and practical design notes not collated in any single manufacturer document, providing engineering-ready information for sourcing and board bring-up.

見積もり お問い合わせ
ATSAMA5D27C-D5M-CUR - SAMA5D2 Cortex-A5 MPU 500MHz 512Mb DDR2 | Microchip
ATSAMA5D27C-D5M-CUR

ATSAMA5D27C-D5M-CUR - SAMA5D2 Cortex-A5 MPU 500MHz 512Mb DDR2 | Microchip

The Microchip ATSAMA5D27C-D5M-CUR is a high-performance, ultra-low-power ARM Cortex-A5 microprocessor (MPU) in the SAMA5D2 family, operating up to 500 MHz and integrating 512 Mbit of DDR2 SDRAM in a System-in-Package (SiP) configuration. The device is housed in a 289-ball LFBGA (14x14 mm) package with a 0.8 mm ball pitch. A microprocessor (MPU) is the central processing unit of an embedded system, capable of running full operating systems such as Linux. The SAMA5D2 family sits within Microchip's hierarchy of ARM Cortex-A application processors, sitting above Cortex-M microcontrollers but below higher-end Cortex-A cores, targeting industrial IoT, gateway, and human-machine interface (HMI) applications. Key features include an integrated Peripheral Touch Controller, a hardware crypto accelerator supporting AES, SHA, and TRNG, ARM TrustZone security, and an embedded audio subsystem. The integrated 512 Mbit DDR2 memory reduces system BOM cost and PCB complexity, while the 0.8 mm ball pitch further simplifies layout design. Architecturally, the SAMA5D27C uses a single-issue, in-order ARM Cortex-A5 core with a Memory Management Unit (MMU), hardware floating-point, and a multi-layer AHB bus matrix. Low-power design techniques include an extensive clock-gating network and multiple power domains to support deep-sleep modes for battery-powered applications. The SiP design mitigates signal-integrity risk associated with discrete DRAM integration. Typical applications include industrial HMI panels, IoT gateways, smart energy meters, building automation controllers, and connected point-of-sale terminals. The combination of ARM TrustZone, secure boot, and hardware crypto accelerators makes the MPU suitable for security-sensitive endpoints. When designing with this device, ensure the four-layer (or higher) PCB stack-up has matched 50-ohm impedance for the DDR2 interface and that the decoupling network follows Microchip's reference design. Industrial-grade parts (-40C to +85C) require thermal management only at the system enclosure level rather than the chip level. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found in the manufacturer datasheet alone.

見積もり お問い合わせ
ATSAMA5D27C-LD1G-CU - 500MHz Cortex-A5 MPU + 1Gb LPDDR2 SiP
ATSAMA5D27C-LD1G-CU

ATSAMA5D27C-LD1G-CU - 500MHz Cortex-A5 MPU + 1Gb LPDDR2 SiP

The Microchip ATSAMA5D27C-LD1G-CU is a high-performance, ultra-low-power ARM Cortex-A5 microprocessor (MPU) running up to 500 MHz, integrating 1 Gbit of LPDDR2 SDRAM in a single System-in-Package (SiP). Housed in a 361-ball TFBGA (16x16 mm, 0.8 mm pitch) package, it combines an applications processor with on-package low-power memory, reducing PCB complexity and BOM cost. According to the Microchip SAMA5D2 series datasheet ds60001476, the device integrates powerful peripherals for connectivity and user-interface applications. A microprocessor (MPU) is an integrated circuit that contains a full CPU core, cache, memory management unit, and a broad peripheral set, intended to run a rich operating system such as Linux or Android. Within the embedded hierarchy, an MPU sits above a microcontroller (MCU) and below an application processor (AP); the SAMA5D2 family targets the middle ground, providing GHz-class application performance at MCU-style power budgets. Key features include the ARM Cortex-A5 core with NEON media engine, an LCD controller with TFT/STN support up to WXGA resolution, a 720p hardware video decoder, a Peripheral Touch Controller (PTC), an embedded audio subsystem with I2S and Class D amplifier support, and advanced security through ARM TrustZone. The 1 Gbit LPDDR2 memory delivers a 32-bit data bus while keeping external pin count and power low. The architecture integrates a 32 kHz real-time clock, multiple high-speed USB 2.0 interfaces (Host + Device), HSIC, EMAC with 1588 PTP support, CAN-FD, multiple UART/SPI/I2C instances, QSPI, and SD/eMMC interfaces. Power management is handled by an internal active/standby scheme that, combined with LPDDR2 retention, enables sub-mW standby power for battery-backed designs. Typical applications include industrial HMI panels, smart-home gateways, point-of-sale terminals, building-automation controllers, portable medical data loggers, and connected IoT edge nodes with display. The wide peripheral mix also suits wearables with audio feedback and ruggedized field tablets. When designing with this MPU, ensure the 0.8 mm BGA has properly designed escape routing on at least 4 PCB layers and provide adequate thermal relief; the SiP memory shares the substrate, so consult the SAMA5D2 hardware design checklist for stack-up and decoupling recommendations. This page synthesizes distributor pricing, drop-in same-family alternatives, and design guidance not found in the manufacturer datasheet, providing engineers with a single reference for sourcing and selection.

見積もり お問い合わせ
ATSAMA5D27C-LD1G-CUR - 500MHz Cortex-A5 MPU, 1Gb LPDDR2 SiP | Microchip
ATSAMA5D27C-LD1G-CUR

ATSAMA5D27C-LD1G-CUR - 500MHz Cortex-A5 MPU, 1Gb LPDDR2 SiP | Microchip

The Microchip Technology ATSAMA5D27C-LD1G-CUR is a high-performance, low-power ARM Cortex-A5 microprocessor unit (MPU) operating at up to 500 MHz, integrating 1 Gbit of LPDDR2 SDRAM in a single 361-ball TFBGA (16x16 mm) System-in-Package (SiP) with 0.8 mm ball pitch. It is designed for industrial-temperature, cost-sensitive embedded applications that require high integration, a 32-bit datapath, and extensive peripheral connectivity without the BOM overhead of an external memory. A microprocessor (MPU) is an integrated circuit that contains a full CPU core plus system-level peripherals (memory controllers, communication interfaces, timers, and I/O controllers) and is intended to run a full operating system such as Linux or RTOS, distinguishing it from a microcontroller (MCU) which typically integrates Flash and RAM on-chip and runs bare-metal or smaller RTOS workloads. MPU-based designs sit at the next tier up the embedded hierarchy (MPU -> application processor -> system-on-chip -> semiconductor) and dominate human-machine interface (HMI), IoT gateways, and edge-compute applications. Key features of the ATSAMA5D27C-LD1G-CUR include the ARM Cortex-A5 core with Neon and floating-point extensions, an LCD controller supporting TFT panels, a 1 Gbit LPDDR2 memory subsystem delivering a 32-bit data bus, hardware crypto accelerators (AES, SHA, TRNG), a 10/100 Ethernet MAC with IEEE 1588 support, USB 2.0 high-speed host and device, a Peripheral Touch Controller (PTC), an embedded audio subsystem, and multiple serial interfaces (CAN, UART, SPI, TWI, I2S). The Industrial temperature grade (-40C to +85C) makes it suitable for harsh-environment deployments. The SiP integration dramatically simplifies PCB design by eliminating the DDR routing complexity, signal integrity concerns, and EMI challenges associated with discrete DRAM. Designers benefit from the 0.8 mm ball pitch package, which supports standard 4-layer PCB manufacturing and reduces total system cost by removing the external memory footprint. Typical applications include industrial HMI panels, smart home gateways, IoT edge nodes, building automation controllers, barcode scanners, point-of-sale terminals, medical patient monitors, and any battery-powered embedded Linux system. The Cortex-A5 core's efficiency, combined with the 1 Gbit LPDDR2 memory, supports full Linux distributions (including Microchip's Buildroot and Yocto BSPs) with responsive UI rendering. When designing with this MPU, pay close attention to power rail sequencing (VDDCORE, VDDPLL, VDDUTMII) and provide adequate bulk decoupling near each power pin. The BGA package requires X-ray inspection for reflow verification, and the 0.8 mm pitch demands controlled-impedance routing for high-speed interfaces such as RMII, USB, and SDRAM. This page synthesizes distributor pricing, drop-in SAMA5D2 family alternatives, and practical design notes not found in the manufacturer datasheet, giving engineers a one-stop reference for sourcing and integrating the ATSAMA5D27C-LD1G-CUR.

見積もり お問い合わせ
ATSAMA5D27C-LD2G-CU - SAMA5D2 SiP MPU, 500MHz Cortex-A5, 2Gb LPDDR2
ATSAMA5D27C-LD2G-CU

ATSAMA5D27C-LD2G-CU - SAMA5D2 SiP MPU, 500MHz Cortex-A5, 2Gb LPDDR2

The Microchip ATSAMA5D27C-LD2G-CU is a System-in-Package (SiP) embedded microprocessor that integrates the SAMA5D2 ARM Cortex-A5 MPU with 2 Gbit of LPDDR2 SDRAM in a single 361-pin TFBGA package, operating at up to 500 MHz. It combines a high-performance, ultra-low-power application processor with stacked LPDDR2 memory to deliver a compact, low-BOM solution for connected human-machine interface and industrial IoT designs. A microprocessor unit (MPU) is a class of processor that integrates a CPU core, memory controller, and a rich set of peripherals on a single silicon die, in contrast to a microcontroller (MCU) which typically embeds non-volatile memory on-die. The SAMA5D2 family belongs to the broader category of ARM Cortex-A application processors, which run a higher-level operating system (typically Linux) rather than a real-time executive. The SiP integration step further extends this hierarchy by co-packaging the DRAM die into the same substrate, reducing PCB complexity from 4-6 layers to 2-4 layers in typical designs. Key features of the ATSAMA5D27C-LD2G-CU include the ARM Cortex-A5 core with NEON and Floating Point Unit, dual Ethernet GMAC with 1588 support, dual CAN-FD interfaces, an LCD controller with TFT/STN support up to WXGA resolution, hardware image sensor interface, embedded audio subsystem, peripheral touch controller, and a 0.8 mm ball pitch TFBGA package that simplifies PCB escape routing. Security features include secure boot, hardware cryptographic accelerators (AES, SHA, TRNG), and tamper detection pins. The SiP architecture eliminates the high-speed parallel interface between MPU and external DRAM, which is the largest source of EMI and signal-integrity challenges in DDR-based designs. By placing 2 Gbit of LPDDR2 in the same package, the SAMA5D27C-LD2G-CU removes PCB stubs, reduces crosstalk, and frees the designer from DRAM placement and termination concerns. The 32-bit datapath delivers up to 3.2 GB/s peak memory bandwidth, sufficient for QVGA/WVGA graphical interfaces, streaming audio, and modest video decode workloads. Typical applications include industrial HMI panels, smart home gateways, building automation controllers, low-cost Linux edge nodes, point-of-sale terminals, patient monitoring displays, and connected appliances. The wide operating temperature range (industrial -40C to +85C for the CU suffix) and long-life Microchip product commitment make it particularly attractive for embedded designs requiring 10+ year availability. When designing with this SiP, follow the JEDEC JESD209-2 LPDDR2 layout guidelines, even though the DRAM is internal. Decoupling capacitor selection, regulator ramp sequencing, and the boot mode strapping remain critical. Software support includes the mainline Linux kernel (v4.9+), Buildroot and Yocto BSPs, and FreeRTOS for asymmetric multiprocessing with the optional Cortex-M4 system controller. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found in the manufacturer datasheet alone.

見積もり お問い合わせ
ATSAMA5D27C-LD2G-CUR - 500MHz Cortex-A5 MPU + 2Gb LPDDR2 SiP | Microchip
ATSAMA5D27C-LD2G-CUR

ATSAMA5D27C-LD2G-CUR - 500MHz Cortex-A5 MPU + 2Gb LPDDR2 SiP | Microchip

The Microchip ATSAMA5D27C-LD2G-CUR is a high-performance, low-power Arm Cortex-A5 microprocessor (MPU) running up to 500 MHz, integrated with a 2 Gbit LPDDR2 SDRAM in a single System-in-Package (SiP), housed in a 361-ball TFBGA (16x16 mm, 0.8 mm pitch). The device belongs to the SAMA5D2 family and combines the application processor with the DDR memory in one package, dramatically simplifying PCB design. What is a Cortex-A5 MPU? A microprocessor unit (MPU) is a CPU-centric System-on-Chip that runs a high-level operating system (typically Linux) and drives user-interface and connectivity workloads. The Arm Cortex-A5 is a 32-bit, low-power applications core supporting the ARMv7-A architecture with NEON media processing and TrustZone security. An MPU sits higher than an MCU in the embedded computing hierarchy because of its MMU, OS support, and external memory interface; the SAMA5D2 family targets industrial HMI, IoT gateways, and connected devices that need deterministic performance and a real OS. Key features include the integrated Arm Cortex-A5 core at up to 500 MHz, hardware cryptography (AES, SHA, TRNG), a 32-bit LPDDR2/DDR2/DDR3L/LPDDR3 interface, a Peripheral Touch Controller (PTC) for capacitive sensing, an LCD controller supporting up to WXGA, dual EMAC with 1588 timestamping, USB 2.0 HS host/device, and a Class D audio amplifier interface. The integrated 2 Gbit LPDDR2 eliminates external DRAM layout complexity and reduces BOM count. Typical applications include industrial human-machine interfaces (HMI), building automation control panels, smart energy gateways, medical point-of-care terminals, IoT edge nodes running Linux, and connected white-goods control boards. The wide operating temperature range (industrial -40°C to +85°C) and rich peripheral set make it well suited for harsh environments. When designing with the ATSAMA5D27C-LD2G-CUR, observe the 0.8 mm ball-pitch BGA PCB layout rules (microvia/HDI stack-up recommended) and follow Microchip application notes on SAMA5D2 power sequencing for clean PMIC rail startup. The exposed thermal pad requires stitching vias for heat spreading. This page synthesizes distributor pricing across 8+ channels, verified cross-reference alternatives from Microchip's official cross-reference search, and PCB-level design notes not found in the manufacturer datasheet alone, providing engineering data absent from DigiKey/Mouser catalog pages.

見積もり お問い合わせ
ATSAMA5D28A-CN - 500MHz Cortex-A5 MPU, 289-LFBGA | Microchip
ATSAMA5D28A-CN

ATSAMA5D28A-CN - 500MHz Cortex-A5 MPU, 289-LFBGA | Microchip

The Microchip Technology ATSAMA5D28A-CN is a high-performance, low-power ARM Cortex-A5 microprocessor unit (MPU) running up to 500 MHz, housed in a 289-pin LFBGA (14x14 mm, 0.8 mm ball pitch) package. It integrates 128 KB of SRAM, supports DDR2/DDR3L/LPDDR2/LPDDR3 external memory, and features QSPI and e.MMC Flash interfaces for flexible storage. The device operates from a 1.2 V core supply and offers industrial-grade temperature operation, making it well suited to embedded systems that demand a balance of processing throughput and energy efficiency. An ARM Cortex-A5 MPU is a microprocessor (as opposed to a microcontroller) that executes an operating system such as Linux or RTOS, distinguishing it from MCU-class Cortex-M parts. Within the embedded taxonomy, Cortex-A5 sits below Cortex-A7/A9/A53 in performance but above Cortex-M in capability, offering full application processor features (MMU, caches, NEON optional) at modest power budgets. The SAMA5D2 family is positioned for human-machine interface (HMI), IoT gateways, and industrial control, where Linux support and rich peripherals matter more than raw GHz performance. Key features include the Arm Cortex-A5 core with NEON and FPU, hardware image sensor interface (ISI), LCD controller up to WXGA (1280x720), Class-D audio amplifier interface, dual Ethernet GMAC with 1588 PTP support, dual CAN-FD, and a peripheral touch controller (PTC). Ultra-low-power backup mode draws approximately 5 uA with RTC retention, and security is enforced via hardware crypto accelerators (AES, SHA, TRNG) plus secure boot with on-chip eFuse OTP. Architecturally, the SAMA5D28 uses a 65 nm low-power CMOS process and integrates an L1 cache (32 KB I-cache + 32 KB D-cache), an L2 cache controller, and a sophisticated clock tree supporting dynamic frequency scaling. The wide peripheral set is accessed via a multi-layer AHB bus matrix, achieving high aggregate throughput for parallel display, network, and storage workloads without starving the CPU. Typical applications span industrial HMI panels, IoT edge gateways, building automation controllers, smart energy concentrators, and Linux-based point-of-sale terminals. The combination of low standby power and rich connectivity (dual GbE, CAN-FD, USB, QSPI) makes the part a frequent choice for always-connected battery-backed installations. This page synthesizes distributor pricing, drop-in SAMA5D2 family variants, and practical design notes not found in the manufacturer datasheet alone.

見積もり お問い合わせ
ATSAMA5D28A-CNR - Cortex-A5 MPU 500MHz 289-LFBGA | Microchip
ATSAMA5D28A-CNR

ATSAMA5D28A-CNR - Cortex-A5 MPU 500MHz 289-LFBGA | Microchip

The Microchip Technology ATSAMA5D28A-CNR is a high-performance, low-power Arm Cortex-A5 microprocessor (MPU) based on the SAMA5D2 series, running up to 500 MHz with 128 KB of L2 cache, packaged in a 289-ball LFBGA. It supports multiple memory interfaces including DDR2, DDR3L, LPDDR2, LPDDR3, and QSPI/e.MMC Flash, alongside a 1.2V core voltage and 3.3V I/O. What is an MPU? A microprocessor unit (MPU) is a CPU-centric system-on-chip that relies on external memory for program and data storage, distinguishing it from a microcontroller (MCU) that integrates Flash and SRAM on-die. The SAMA5D2 family belongs to the broader Cortex-A5 class of application processors, sitting architecturally above Cortex-M MCUs and below Cortex-A53/A72 application processors in Arm's performance hierarchy. MPUs in this class typically target Linux-capable HMI, gateway, and edge-compute designs where rich OS support and external DDR are mandatory. Key features of the ATSAMA5D28A-CNR include a 32-bit Arm Cortex-A5 core with NEON and FPU, hardware cryptography acceleration (AES, SHA, TRNG), dual CAN-FD controllers, three HS USB ports (Host + Device + HSIC), up to 12-bit parallel camera interface, 24-bit LCD controller, and multiple connectivity peripherals (UART, SPI, TWI, I2S). The 289-LFBGA package uses a 0.8 mm ball pitch optimized for high-density 4-layer PCB designs, with the -CNR suffix denoting an industrial temperature grade and tape-and-reel packaging. Architecturally, the SAMA5D28A integrates a 32-bit DDR controller, hardware video decoder (H.264/MPEG-4 up to 720p), Tamper-detect secure boot, and a single-precision FPU. The 128 KB L2 cache reduces external memory pressure while the 4-bit ECC on DDR bus increases reliability in industrial environments. Power management features include four low-power modes (Backup, Idle, Ultra-Low-Power, and Active), a real-time clock (RTC) with backup domain, and dynamic voltage scaling. Typical applications include industrial HMI panels, IoT edge gateways, building automation controllers, medical patient monitors, smart-energy metering, and barcode/scanner interfaces. The combination of Cortex-A5 throughput, hardware crypto, and Linux BSP support makes it well-suited for secure connected devices that require deterministic real-time response alongside rich connectivity stacks. Designers should note that the 289-LFBGA requires careful PCB stack-up, impedance-controlled DDR routing, and 0.4 mm microvia capability at minimum. A four-layer PCB with continuous GND plane beneath the BGA is strongly recommended to meet DDR3L signal-integrity margins. Power-rail sequencing must follow the SAMA5D2 reference schematic to avoid core-I/O latch-up during cold-start. This page consolidates distributor pricing, drop-in alternatives, and practical PCB layout notes not found in the manufacturer datasheet alone.

見積もり お問い合わせ
ATSAMA5D28A-CU - ARM Cortex-A5 500MHz MPU, 289-LFBGA | Microchip
ATSAMA5D28A-CU

ATSAMA5D28A-CU - ARM Cortex-A5 500MHz MPU, 289-LFBGA | Microchip

The Microchip Technology ATSAMA5D28A-CU is a high-performance, low-power Arm Cortex-A5 CPU-based embedded microprocessor (MPU) running up to 500 MHz, housed in a 289-pin LFBGA (14x14) package with commercial-grade (CU suffix) operating temperature. The device integrates the ARM NEON SIMD engine for accelerated media processing and features a single 32-bit Cortex-A5 core backed by 160 KB on-chip ROM for secure boot, alongside floating-point and DSP extensions. A microprocessor (MPU) is the central processing unit of an embedded system — a fully integrated SoC-class device that runs an operating system (typically Linux) and orchestrates peripherals, memory, and external interfaces. Compared with microcontrollers (MCUs), MPUs expose DDR memory controllers and high-bandwidth peripherals, sitting at the top of the embedded-compute hierarchy: MPU → application processor → system-on-chip → semiconductor. The SAMA5D2 family targets industrial HMI, IoT gateways, and connected-device designs needing Linux-class software environments at low power. Key features include support for DDR2/DDR3L/LPDDR2/LPDDR3 external memories with ECC, QSPI and e.MMC flash interfaces, and hardware cryptography with secure boot. Peripheral connectivity spans multiple I2C, SPI, USART/UART, CAN-FD, HSIC, USB 2.0 with PHY, 10/100 Ethernet, and a 12-bit ADC. An LCD controller with touch-screen support and a parallel CMOS sensor interface suit graphical and vision-based applications. The -CU suffix denotes a 289-LFBGA commercial-grade package. From an architectural perspective, the Cortex-A5 implements the ARMv7-A architecture with NEON SIMD, achieving 1.39 DMIPS/MHz, while the Cryptography Accelerator offloads AES, SHA, and public-key operations. The Advanced Interrupt Controller (AIC) and 16-channel DMA engine reduce CPU overhead for high-throughput peripherals. An on-chip secure RTC, power-management controller, and multiple low-power modes (Idle, Ultra-Low-Power, Backup, and Shutdown) allow deep sleep at sub-microamp standby currents for battery-backed designs. Typical applications include industrial HMI panels, building-automation controllers, IoT edge gateways, medical point-of-care devices, and Linux-based smart appliances. The combination of high CPU throughput, multimedia extensions, and integrated connectivity makes the part especially attractive for graphics-rich connected devices. When designing with this MPU, ensure the PCB layout follows Microchip's DDR routing and decoupling guidelines in the application notes; an external switching regulator is typically required for the core 1.2V rail. Developers should also plan for boot media selection between QSPI flash and SD/e.MMC. This page synthesizes distributor pricing, drop-in same-brand SAMA5D2 alternatives, and practical design notes not consolidated on a single datasheet reference page.

見積もり お問い合わせ
ATSAMA5D28A-CUR - ARM Cortex-A5 MPU, 500MHz, 1Gb DDR2/DDR3 | Microchip
ATSAMA5D28A-CUR

ATSAMA5D28A-CUR - ARM Cortex-A5 MPU, 500MHz, 1Gb DDR2/DDR3 | Microchip

The Microchip ATSAMA5D28A-CUR is a high-performance ARM Cortex-A5 microprocessor unit (MPU) running at up to 500 MHz, integrating 128 KB of internal SRAM, a 16-bit DDR2/DDR3/LPDDR/LPDDR2 memory controller supporting up to 1 Gb of external DRAM, and a rich set of peripherals for industrial HMI and connected embedded applications. The device is offered in a 289-ball TFBGA package with industrial temperature range (-40C to +85C) and ships on tape and reel for high-volume assembly. What is a Cortex-A5 MPU? A microprocessor unit based on the ARM Cortex-A5 core is a 32-bit application processor designed for Linux- and RTOS-driven systems where deterministic interrupt response is not the primary requirement. It sits in the hierarchy above Cortex-M microcontrollers and below Cortex-A7/A8/A9 parts, offering higher clock rates than M-class parts while consuming less power than A9-class cores, making it well suited for cost-sensitive graphical HMI, edge gateways, and industrial control terminals. Key features include the ARM Cortex-A5 core with ARMv7-A architecture (including TrustZone security extensions), NEON media processing engine, a 32 KB L1 instruction cache and 32 KB L1 data cache, 128 KB unified L2 cache, hardware floating-point unit (VFPv4), a 24-bit TFT LCD controller with overlays, two EMAC controllers with 1588v2 timestamping, USB 2.0 high-speed host and device ports, and a 12-bit ADC. The integrated LCD controller and graphics LCD overlay layers make this part particularly attractive for cost-optimized HMI products. The SAMA5D2 family uses a 65 nm low-power CMOS process and implements multiple low-power modes (Backup mode with RTC, Idle, and ULP modes) that allow battery-backed systems to retain RTC state at sub-microamp currents. Peripherals are connected via a multilayer AHB matrix, providing independent clock-gating to each master/slave pair for fine-grained power management. Typical applications encompass industrial human-machine interfaces with touch and TFT LCDs, smart energy gateways, building automation controllers, medical point-of-care terminals, and connected IoT edge nodes. The 1 Gb external DRAM ceiling is generally adequate for embedded Linux with Qt/Embedded graphical stacks running at typical panel resolutions up to 720p. When designing with the ATSAMA5D28A-CUR, attention to DDR signal integrity is critical: follow the Microchip SAMA5D2 hardware design checklist for DDR2/DDR3 PCB layout, including 100-ohm differential impedance on clock pairs and matched trace lengths on the byte lanes. The boot configuration straps (BMS, JTAG/ICE selection) must be pulled correctly to select the desired boot media on reset. This page synthesizes distributor pricing, verified drop-in alternatives drawn from the same SAMA5D2 family, and practical PCB design notes not found on a single manufacturer page.

見積もり お問い合わせ
ATSAMA5D28B-CN - Cortex-A5 500MHz MPU, 128MB DDR2 | Microchip
ATSAMA5D28B-CN

ATSAMA5D28B-CN - Cortex-A5 500MHz MPU, 128MB DDR2 | Microchip

The Microchip Technology ATSAMA5D28B-CN is a high-performance, low-power Arm Cortex-A5 microprocessor unit (MPU) running up to 500 MHz, integrating 128 Kbytes of L2 cache, 128 Mbytes of DDR2/DDR3L/LPDDR2/LPDDR3 memory controller, and a 289-ball LFBGA package for industrial embedded designs. Key features include the Arm Cortex-A5 core with Armv7-A architecture, Arm TrustZone security extensions, and a NEON media processing engine for SIMD acceleration. The device supports 32 Kbytes of L1 instruction cache and 32 Kbytes of L1 data cache, backed by 128 Kbytes of configurable L2 cache and a full memory management unit (MMU). A 128 Mbytes DDR2/DDR3L/LPDDR2/LPDDR3 memory controller is integrated on-chip, removing the need for external memory in many designs. The ATSAMA5D28B-CN utilizes a single Cortex-A5 core implementation with floating-point unit (VFPv4) and ETM/ETB debug support for trace-based development. It integrates multiple peripheral interfaces including two high-speed USB controllers (one USB 2.0 high-speed host/device and one USB 2.0 high-speed host), up to three SD/SDIO/MMC ports, two CAN-FD controllers, multiple I2C, SPI, UART, and a 10/100 Ethernet MAC with IEEE 1588 support. A hardware crypto accelerator and secure boot fuse array provide hardware root-of-trust capabilities for TrustZone-enabled applications. Typical applications include industrial HMI panels, building automation gateways, IoT edge nodes, POS terminals, medical devices, and ruggedized embedded controllers. The wide operating temperature range and DDR3L support at 533 MHz make it well-suited for thermally constrained industrial enclosures where fanless operation is required. When designing with this device, allocate at least 4-layer PCB construction with continuous ground planes beneath the LFBGA-289 footprint to control impedance for the DDR memory interface. The internal regulator requires a 1.2V core supply; decouple close to the ball array with 100 nF X7R ceramic capacitors in parallel with 4.7 uF bulk capacitors on each rail.

見積もり お問い合わせ
ATSAMA5D28B-CNR - 500MHz ARM Cortex-A5 MPU, 289-LFBGA | Microchip
ATSAMA5D28B-CNR

ATSAMA5D28B-CNR - 500MHz ARM Cortex-A5 MPU, 289-LFBGA | Microchip

The Microchip Technology ATSAMA5D28B-CNR is a high-performance 32-bit ARM Cortex-A5 microprocessor unit (MPU) from the SAMA5D2 series, operating at up to 500 MHz and housed in a 14x14 mm 289-ball LFBGA package with 0.8 mm ball pitch. It integrates 128 MB DDR2/LPDDR/LPDDR2 SDRAM, advanced peripherals including a Peripheral Touch Controller, embedded audio subsystem, dual EMAC, and hardware accelerators for cryptographic (AES, SHA, TRNG) and image processing. The suffix "CNR" designates the industrial temperature grade variant supplied on Tape & Reel. A microprocessor unit (MPU) is an integrated circuit that integrates a CPU core, memory controller, and a wide range of peripherals on a single die. MPU architecture is a step above a microcontroller (MCU) because it typically runs a high-level operating system (Linux, Android, WinCE) and is designed for applications requiring rich graphics, networking, and external memory expansion. The ATSAMA5D28B-CNR sits within the Cortex-A family of application processors in the ARM architecture hierarchy, intended for applications where deterministic microcontrollers are too limited but full PC-class processors are unnecessary. Key features include: ARM Cortex-A5 core with NEON and FPU, 32 KB L1 instruction cache and 32 KB L1 data cache, 128 KB L2 cache, 16-bit DDR2/LPDDR/LPDDR2 controller, dual 10/100/1000 Ethernet MAC with 1588 PTP support, two HS USB ports (one Host, one OTG), two CAN-FD controllers, six FLEXCOMs configurable as UART/SPI/TWI, and an LCD controller supporting resolutions up to WXGA (1280x768). Security features include secure boot, tamper detection, AES/SHA/TRNG hardware acceleration, and 256-bit register write protection. The 0.8 mm ball pitch LFBGA reduces PCB complexity compared to finer-pitch BGA alternatives. Typical applications span industrial gateways, HMI panels, point-of-sale terminals, building automation controllers, IoT edge nodes, medical patient monitors, smart energy meters, and rugged portable data terminals. Its wide industrial temperature range (-40C to +85C) and low power consumption via multiple low-power modes make it suitable for fanless industrial designs running embedded Linux. When designing with this MPU, ensure the DDR2/LPDDR trace lengths are matched to within 25-50 mil and the power-management IC follows the manufacturer sequencing reference. The CNR suffix indicates Tape & Reel packaging; pin-compatible tray versions are ATSAMA5D28B-CN. Plan a multi-layer PCB (minimum 6 layers) for signal-integrity on DDR and Ethernet. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes that are not consolidated on any single manufacturer or distributor page.

見積もり お問い合わせ
ATSAMA5D28B-CU - ARM Cortex-A5 MPU, 500MHz, 289-LFBGA | Microchip
ATSAMA5D28B-CU

ATSAMA5D28B-CU - ARM Cortex-A5 MPU, 500MHz, 289-LFBGA | Microchip

The Microchip Technology ATSAMA5D28B-CU is a high-performance, low-power ARM Cortex-A5 embedded microprocessor (MPU) running up to 500 MHz, integrating 128 Kbytes of L2 cache (configurable as SRAM) and housed in a 289-ball LFBGA (14x14 mm) package. The device supports DDR2, DDR3L, LPDDR2, LPDDR3, QSPI, and e.MMC Flash memories, making it suitable for applications requiring flexible external memory interfacing. It is a member of the SAMA5D2 family and features hardware cryptography, advanced connectivity peripherals, and low power consumption modes. An ARM Cortex-A5 MPU is a microprocessor unit based on the ARMv7-A architecture that executes application-class operating systems such as Linux while consuming significantly less power than application processors. MPUs integrate the CPU core, memory controller, and peripheral IP into a single die, simplifying board design for embedded products. The Cortex-A5 belongs to the ARM Cortex-A series of application processors and supersedes older ARM9/ARM11 cores in performance-per-watt and feature set, including Neon media processing, TrustZone security, and an 8-Kbyte ETM/ETB trace macrocell. Key features include a 32-Kbyte L1 instruction cache, a 32-Kbyte L1 data cache, a memory management unit (MMU), Neon media processing engine, ARM TrustZone, and support for up to 500 MHz operation. Peripherals include dual Ethernet GMAC with IEEE 1588, USB Host and Device, CAN-FD, multiple I2C/SPI/UART, and a 12-bit ADC. Hardware-accelerated cryptography (AES, SHA, TRNG) and secure boot are also integrated. The device is fabricated in a low-power CMOS process and includes multiple low-power modes such as ULP0, ULP1, and Backup mode with RTC, achieving system-level standby currents below 100 uA. The 289-LFBGA package supports a 14x14 mm footprint and integrates an exposed die paddle for thermal dissipation, allowing operation across the industrial -40C to +85C temperature range. Typical applications include industrial IoT gateways, HMI panels, smart energy meters, building automation controllers, point-of-sale terminals, medical instrumentation, and connected edge devices running Linux. The flexible external memory interface and rich connectivity make it ideal for products that require display output, networking, and security features. When designing with this device, ensure proper DDR memory PCB routing with impedance-matched traces and adequate decoupling. The boot mode configuration (NAND, SD, QSPI, e.MMC) is selected via BMS pins and must be set before reset. Reference the SAMA5D2 Xplained board schematics for a validated Linux bring-up reference design. This page synthesizes distributor pricing, drop-in same-brand and cross-brand alternatives, and practical design notes not consolidated on the manufacturer product page.

見積もり お問い合わせ
ATSAMA5D28B-CUR - 500MHz Cortex-A5 MPU 289-LFBGA | Microchip
ATSAMA5D28B-CUR

ATSAMA5D28B-CUR - 500MHz Cortex-A5 MPU 289-LFBGA | Microchip

The Microchip Technology ATSAMA5D28B-CUR is a high-performance 32-bit ARM Cortex-A5 microprocessor running up to 500 MHz, housed in a 289-ball LFBGA (14x14 mm) package with industrial -40C to +85C temperature grade. The SAMA5D2 family integrates ARMv7-A architecture with Arm TrustZone security, a NEON media processing engine, and a 128 kbyte L2 cache configurable as on-chip SRAM. A microprocessor (MPU) is a system-on-chip integrating CPU cores, caches, memory controllers, and peripheral IP into a single device, providing the central compute engine for Linux- and RTOS-based embedded products. MPUs sit above microcontrollers (MCUs) in capability hierarchy: MPU -> application processor -> embedded processor -> semiconductor. The Cortex-A5 core delivers the throughput required for graphical HMI, multimedia, and connected-device applications while maintaining ARM's power-efficient execution profile. Key features of the ATSAMA5D28B-CUR include a single-core Cortex-A5 with 32 kbyte L1 instruction cache, 32 kbyte L1 data cache, full Memory Management Unit (MMU), and 128 kbyte L2 cache. The device integrates a 16-bit DDR controller supporting LPDDR1/2/3 and DDR2/3/3L with inline ECC, plus QSPI, 10/100 Ethernet MAC, USB 2.0 with HSIC, two CAN-FD controllers, and a TFT LCD controller supporting up to 1024x768 resolution. Cryptographic accelerators (AES, SHA, TRNG) and secure boot with Arm TrustZone enable hardened embedded security. Architecturally, the SAMA5D28 uses a Cortex-A5 superscalar pipeline paired with NEON SIMD extensions for accelerated multimedia codecs. The peripheral subsystem implements Microchip's SAM-BA boot ROM and Atmel/Microchip peripheral register set, supported by the mainstream Linux mainline kernel and the Microchip MPLAB Harmony 3 BSP for bare-metal/RTOS workloads. ETM/ETB trace interfaces support real-time instruction tracing during development. Typical applications span industrial HMI panels, building automation gateways, smart energy concentrators, medical patient monitors, point-of-sale terminals, and connected IoT edge nodes. The combination of Cortex-A5 performance, low power, and a rich peripheral mix suits Linux-driven systems requiring local display and connectivity without an external application processor. Design considerations include PCB layout for the 0.8 mm pitch LFBGA: matched-length DDR traces, controlled-impedance routing for the 10/100 Ethernet RMII, and a six-layer stack-up with continuous ground reference under the BGA. Thermal management at 500 MHz requires attention to junction-to-ambient resistance; the part is rated for industrial -40C to +85C ambient operation. This page synthesizes distributor pricing, drop-in same-package alternatives from the SAMA5D2 family, and practical design notes that supplement the manufacturer datasheet for faster board bring-up.

見積もり お問い合わせ
ATSAMA5D28C-D1G-CU - ARM Cortex-A5 500MHz MPU, 1Gbit DDR2 | Microchip
ATSAMA5D28C-D1G-CU

ATSAMA5D28C-D1G-CU - ARM Cortex-A5 500MHz MPU, 1Gbit DDR2 | Microchip

The Microchip ATSAMA5D28C-D1G-CU is a high-performance, low-power ARM Cortex-A5 based embedded microprocessor unit (MPU) running at up to 500 MHz, integrating 1 Gbit of DDR2 SDRAM in a 289-ball LFBGA (14x14 mm) System-in-Package (SiP). It is designed for secure connected applications requiring high computational density with low power draw, featuring ARM NEON media processing, floating-point unit, and hardware cryptography accelerators (AES, SHA, TRNG). The -CU suffix denotes the industrial-grade temperature range. An ARM Cortex-A5 microprocessor is a 32-bit application-class processor core implementing the ARMv7-A architecture, designed for low-power embedded Linux/Yocto/Android workloads. Within the broader embedded taxonomy, the ATSAMA5D28C falls under application processors (AP) > microprocessors (MPU) > system-in-package (SiP) > integrated circuits. It sits above microcontroller units (MCUs) such as the ATSAM4S family in the Microchip lineup, offering full MMU support, larger DRAM interfaces, and Linux OS capability. Key specifications include 32 KB L1 instruction cache, 32 KB L1 data cache, 128 KB L2 cache, dual EMAC for Gigabit Ethernet, dual CAN-FD, USB 2.0 high-speed host and device, TFT LCD controller up to WXGA (1280x720), 12-bit ADC, and a 32-bit DDR2/DDR3L/LPDDR2/LPDDR3 controller. Hardware security is provided by on-die crypto accelerators, secure boot with on-chip eFuse OTP, and TrustZone technology. Power consumption is approximately 200 mW active and <50 uW in deep-sleep retention modes. The SiP architecture integrates the 1 Gbit DDR2 memory die directly on the same substrate as the SoC, eliminating external DRAM routing complexity and reducing EMI. This delivers improved signal integrity for the memory bus at speeds up to 200 MHz, which translates to ~3.2 GB/s of peak memory bandwidth. The 289-ball LFBGA package is 14x14 mm with 0.8 mm ball pitch, suitable for 4-layer PCB designs. Typical applications include industrial HMI panels, smart energy gateways, building automation controllers, medical patient monitors, point-of-sale terminals, and connected IoT edge nodes. The integrated DDR2 SiP makes it especially well suited for space-constrained designs where discrete DRAM routing would be impractical. When designing with this MPU, ensure the PCB has matched-length impedance control on DDR2 traces and that the power sequencing requirements (VDDANA, VDDVDD, VDDOSC) are respected. The boot configuration is read from on-chip eFuse and an optional external flash, which must be selected before PCB layout is finalized. This page synthesizes distributor pricing, drop-in SAMA5D2 family alternatives, and practical design guidance that goes beyond the manufacturer datasheet's parameter tables.

見積もり お問い合わせ
ATSAMA5D28C-LD1G-CU - 500MHz Cortex-A5 MPU, 2Gb LPDDR2 SiP
ATSAMA5D28C-LD1G-CU

ATSAMA5D28C-LD1G-CU - 500MHz Cortex-A5 MPU, 2Gb LPDDR2 SiP

The Microchip Technology ATSAMA5D28C-LD1G-CU is a high-performance, low-power Arm Cortex-A5 microprocessor unit (MPU) running up to 500 MHz, integrating 2 Gbit of LPDDR2 SDRAM in a System-in-Package (SiP) configuration housed in a 289-ball LFBGA (14x14 mm) package. It is a member of the SAMA5D2 family of embedded MPUs, designed for industrial-grade applications with an operating temperature range of -40C to +85C. An Arm Cortex-A5 MPU (microprocessor unit) is a 32-bit application processor core that runs a full operating system such as Linux or Android. It sits higher in the embedded hierarchy than a microcontroller (MCU): an MCU integrates flash/RAM and peripherals with the core for bare-metal or RTOS workloads, while an MPU requires external memory and is optimized for richer software stacks. The SAMA5D2 family positions itself as an MPU bridge product - powerful enough for graphical HMI, network protocol stacks, and edge analytics, yet power-efficient enough to compete with high-end MCUs in battery-influenced designs. Key differentiating specifications include the integrated 2 Gbit LPDDR2 memory (versus 1 Gbit DDR2 in the ATSAMA5D28C-D1G variant), the high-speed USB 2.0 with HSIC interface, ARM TrustZone technology with boot security and hardware cryptography, and a wide peripheral set including EMAC, CAN-FD, and TFT LCD controller. The integrated LPDDR2 reduces PCB footprint, BOM cost, and design complexity by eliminating external SDRAM routing. The architecture combines a single Cortex-A5 core with Neon SIMD/DSP extensions, an L1 cache subsystem, and an L2 cache controller. The advanced peripheral touch controller, image sensor interface, and 12-bit ADC make it well-suited for human-machine interface and IoT edge nodes. Cryptographic acceleration for AES, SHA, and TRNG offloads security workloads from the CPU. Typical applications include industrial HMI panels, IoT edge gateways, smart energy meters, building automation controllers, and connected medical devices. The wide industrial temperature range and Linux-friendly architecture make it a popular choice for industrial IoT product lines. When designing with this part, pay attention to PCB layout for the LFBGA-289 (14x14) footprint - via-in-pad and microvia stack-up are commonly required. The integrated LPDDR2 still requires careful power-rail decoupling and length-matched routing to the MPU balls per the SAMA5D2 hardware design guidelines. This page synthesizes distributor pricing, drop-in SAMA5D2 family alternatives, and practical design considerations not collated on a single manufacturer page, supporting faster component selection and BOM risk analysis for embedded engineering teams.

見積もり お問い合わせ
ATSAMA5D28C-LD1G-CUR - Cortex-A5 MPU 500MHz 289-LFBGA | Microchip
ATSAMA5D28C-LD1G-CUR

ATSAMA5D28C-LD1G-CUR - Cortex-A5 MPU 500MHz 289-LFBGA | Microchip

The Microchip ATSAMA5D28C-LD1G-CUR is a high-performance, low-power Arm Cortex-A5 microprocessor unit (MPU) running up to 500 MHz, integrating 2 Gbit of LPDDR2 SDRAM in a System-in-Package (SiP) format. Housed in a 289-ball LFBGA (14x14 mm) package with industrial temperature rating, this SiP delivers a complete processing node plus working memory in a single surface-mount footprint, simplifying PCB layout for connected and graphical embedded designs. An Arm Cortex-A5 MPU is a 32-bit application-class processor core based on the ARMv7-A architecture, designed for low-power Linux and RTOS workloads in cost-sensitive embedded products. The Cortex-A5 family sits between the microcontroller-class Cortex-M cores and the higher-performance Cortex-A7/A9 cores, offering full application processor capability (MMU, caches, NEON/FPU optional) at relatively low power. The ATSAMA5D28C-LD1G-CUR belongs to Microchip's SAMA5D2 family, a line of heterogeneous MPUs that pair an Arm Cortex-A5 host core with the Cortex-M4 for real-time system control, and that target HMI, connectivity gateway, and industrial control applications. Key differentiating features include 32 Kbytes of I-cache and 32 Kbytes of D-cache with NEON and FPU extensions, a 16-bit DDR2/LPDDR2/LPDDR3 external memory controller in addition to the integrated SiP memory, and a rich set of peripherals: two HS USB ports with PHY, two CAN-FD controllers, three FLEXCOMs (USART/SPI/TWI), a 1 Gbit Ethernet GMAC with 1588 support, an LCD controller up to WXGA, and an image sensor interface. Advanced security is provided by secure boot, hardware crypto accelerators (AES, SHA, TRNG), and tamper detection pins, making the part suitable for hardened edge devices. The SAMA5D28 architecture uses a 65 nm low-power CMOS process and supports Linux (mainline), FreeRTOS via the M4 companion, and bare-metal SDK environments. The integrated SiP memory reduces BOM cost and eliminates the DDR PCB routing complexity that normally consumes four to six PCB layers, which is the central value proposition for compact, high-density designs. Typical applications include industrial HMI panels, IoT edge gateways, building automation controllers, smart appliances, POS terminals, medical patient-monitoring displays, and 4G/LTE router CPE. For each of these the SiP integration, low-power profile, and Linux mainline support significantly shorten time-to-market. The part is also well-suited as an upgrade for legacy Cortex-A5 designs that need additional working memory. When designing with this MPU, allocate PCB space for the 289-ball LFBGA escape routing (0.8 mm ball pitch) and ensure the four-layer minimum stack-up uses impedance-controlled traces for the DDR2/LPDDR2 paths. Plan boot media (QSPI NOR or e.MMC) carefully and use Microchip's SAMA5D2 System-in-Package BSP for Linux to reduce software bring-up time. For harsh environments, leverage the industrial -40C to +85C temperature range and on-die tamper features. This page synthesizes distributor pricing, drop-in alternative comparisons, and practical PCB/software design notes not consolidated on the manufacturer datasheet.

見積もり お問い合わせ
ATSAMA5D28C-LD2G-CU - 500MHz Cortex-A5 MPU, 2Gbit LPDDR2 SiP | Microchip
ATSAMA5D28C-LD2G-CU

ATSAMA5D28C-LD2G-CU - 500MHz Cortex-A5 MPU, 2Gbit LPDDR2 SiP | Microchip

The Microchip Technology ATSAMA5D28C-LD2G-CU is a high-performance, low-power Arm Cortex-A5 microprocessor unit (MPU) running up to 500 MHz, integrated with 2 Gbit LPDDR2 SDRAM in a 289-ball LFBGA (14x14 mm) System-in-Package (SiP). It targets industrial-temperature embedded applications requiring secure connectivity, rich user-interface peripherals, and a compact footprint that eliminates external DRAM layout complexity. What is a System-in-Package (SiP) MPU? An SiP integrates a processor die and one or more memory/companion dies inside a single BGA package, allowing engineers to treat the assembly as a single component on the PCB. Compared to a discrete MPU + external DDR2/LPDDR2 design, an SiP shortens critical trace lengths, reduces EMI susceptibility, and simplifies PCB routing. The SAMA5D2 family belongs to the Cortex-A5 class of 32-bit application processors — sitting in the taxonomy: Cortex-A5 -> Arm application processor -> MPU -> embedded microprocessor -> integrated circuit — and is widely used in human-machine interface (HMI), industrial control, and connected IoT edge nodes. Key features of the ATSAMA5D28C-LD2G-CU include: an Arm Cortex-A5 core with Arm NEON and FPU, hardware cryptographic acceleration (AES, SHA, TRNG), a 32-bit LPDDR2/DDR2/LPDDR3/DDR3 memory controller, dual Ethernet GMAC, dual CAN-FD, multiple USB 2.0 High-Speed ports (host and device), up to three SD/SDIO/MMC interfaces, an LCD controller supporting up to WXGA, a 12-bit ADC, and a 12-bit DAC. The integrated 2 Gbit LPDDR2 provides ample headroom for Linux- and RTOS-based GUI stacks, while secure-boot and tamper-detection pins support anti-cloning and DRM use cases. Architecturally, the device pairs a high-throughput Cortex-A5 pipeline with a low-power island for always-on peripherals, enabling fast wake/sleep transitions. Industrial-grade peripherals include Class-D audio interfaces and image-sensor parallel ports, while the on-chip crypto block removes the need for an external secure-element in many designs. Typical applications include industrial HMI panels, smart-home gateways, point-of-sale terminals, building-automation controllers, and connected IoT edge nodes. Designers should follow Microchip's SAMA5D2 hardware guidelines for power-rail sequencing and PCB stack-up — the SiP's internal memory routing constrains the board layer count and demands 4 or more layers with controlled-impedance routing for USB and Ethernet. This page consolidates distributor pricing, drop-in alternatives within the SAMA5D2 family, and engineering design notes that go beyond what is found in the manufacturer datasheet alone.

見積もり お問い合わせ
ATSAMA5D28C-LD2G-CUR - SAMA5D2 SIP MPU 500MHz 2Gb LPDDR2
ATSAMA5D28C-LD2G-CUR

ATSAMA5D28C-LD2G-CUR - SAMA5D2 SIP MPU 500MHz 2Gb LPDDR2

The Microchip Technology ATSAMA5D28C-LD2G-CUR is a high-performance, low-power Arm Cortex-A5 microprocessor (MPU) running up to 500 MHz, integrating 2 Gbit of LPDDR2 SDRAM in a 289-ball LFBGA (14x14 mm) System-in-Package (SIP). The device is part of the SAMA5D2 family optimized for connectivity and human-machine interface applications, featuring a single Cortex-A5 core with Neon media processing engine and floating-point unit. Key specifications include 32 KB I-cache and 32 KB D-cache, up to 128 KB SRAM, hardware cryptography accelerators (AES, SHA, TRNG), and dual EMAC Gigabit Ethernet with TSN support. The IC integrates a 2D LCD controller, MIPI DSI and RGB interfaces, USB 2.0 with integrated HS PHY, CAN-FD, and a rich peripheral set including FLEXCOM (USART/SPI/TWI), QSPI, SDMMC, and I2S audio. Operating voltage spans 1.1 V core to 3.3 V I/O, with industrial -40 C to +85 C support and RoHS compliance. The SIP form factor reduces PCB complexity by integrating the DDR memory and decoupling capacitors inside the package, which is critical for space-constrained HMI panels and IoT gateways. The SAMA5D2 series belongs to the Arm Cortex-A5 based application processor family, designed as a low-power alternative to Cortex-A7/A9 MPUs while retaining the full Armv7-A instruction set. It targets the segment between microcontrollers and high-end Cortex-A53 application processors. The device runs Linux (mainline mainline kernel support), RTOS, or bare-metal code, and integrates a security subsystem (Secure boot, secure storage) suitable for IoT edge devices and industrial gateways. The 289-LFBGA 14x14 mm package provides a compact footprint while delivering high memory bandwidth through the integrated 16-bit LPDDR2 interface. Key features that distinguish this part include the integrated 2 Gbit LPDDR2 memory (vs 1 Gbit DDR2 in the LD1G variants), the Cortex-A5 core with NEON and FPU, and the full security IP block. The SIP design eliminates the DDR PCB routing complexity that typically requires 4-layer boards with controlled impedance, allowing two-layer designs in many cases. Typical applications include industrial HMI panels, IoT edge gateways, smart appliances with touch UI, point-of-sale terminals, building automation controllers, and low-power Linux-based sensor hubs. When designing with the ATSAMA5D28C-LD2G-CUR, ensure the PCB uses a 4-layer stack-up with proper ground pour under the BGA for thermal dissipation, since the integrated DDR memory concentrates heat in a small area.

見積もり お問い合わせ
ATSAMA5D31A-CFU - ARM Cortex-A5 MPU 536MHz | Microchip
ATSAMA5D31A-CFU

ATSAMA5D31A-CFU - ARM Cortex-A5 MPU 536MHz | Microchip

The Microchip Technology ATSAMA5D31A-CFU is an ARM Cortex-A5 based microprocessor (MPU) from the SAMA5D3 family, running up to 536 MHz with a single core, 32-bit architecture, a floating-point unit, and housed in a 324-pin TFBGA (15x15 mm) industrial-temperature package. It integrates 32 KB each of instruction and data cache plus 128 KB internal SRAM and 160 KB boot ROM, providing a complete application-processor subsystem for connected embedded designs. An ARM Cortex-A5 MPU is a microprocessor that executes the 32-bit ARMv7-A instruction set under a full operating system (typically Linux), distinguishing it from a microcontroller (MCU) which runs bare-metal or RTOS firmware. Within the SoC hierarchy, this part sits as an MPU -> applications processor -> embedded processor -> semiconductor. The Cortex-A5 core delivers higher compute density than Cortex-M MCUs while retaining deterministic interrupt behaviour, making it suitable for HMIs, gateways, and edge nodes that need graphical or network stacks. Key features of the ATSAMA5D31A-CFU include 536 MHz maximum CPU clock, hardware floating-point unit (FPU), dual 32 KB L1 caches, 128 KB SRAM, 160 KB boot ROM, an LCD controller supporting TFT displays up to WXGA, a 12-bit ADC, dual Ethernet GMAC with 1588 PTP, dual CAN, USB 2.0 high-speed host and device, and DDR2/LPDDR memory controller. The "-CFU" suffix denotes the industrial temperature grade (-40C to +85C) and TFBGA-324 package, distinguishing it from commercial-grade (-CU) variants. The architecture integrates a multilayer bus matrix connecting the Cortex-A5 subsystem, SRAM, ROM, and a peripheral bridge to high-bandwidth interfaces (HSMCI, EMAC, USB, LCD, ISI). Hardware encryption is optionally supported through the AES/TDES/SHA crypto block on pin-compatible SAMA5D3 siblings, enabling secure boot and TLS acceleration in connected products. The 160 KB boot ROM contains pre-programmed Atmel/Microchip bootstrap firmware supporting NAND, SD card, SPI flash and serial boot modes. Typical applications include industrial IoT gateways, building automation HMIs, smart-home controllers, point-of-sale terminals, human-machine interfaces with LCD, medical data loggers, fleet-management telematics, and edge-compute nodes running embedded Linux. The combination of Cortex-A5 compute, integrated FPU, LCD controller, and industrial temperature range suits it to graphical HMI panels and Linux-driven control boxes. When designing with the ATSAMA5D31A-CFU, plan for a multi-rail power design (typically 1.2V core, 1.8V DDR, 3.3V IO) and a JTAG/SWD debug path. The TFBGA-324 package requires multi-layer PCB with microvia stackups and controlled-impedance routing for DDR2; reference the SAMA5D3 XULT evaluation kit and Microchip application note AT09332 for validated schematics and Linux BSP boot time. This page synthesizes distributor pricing, drop-in SAMA5D3 family alternatives, and reference design notes not found in the manufacturer datasheet alone.

見積もり お問い合わせ
ATSAMA5D31A-CFUR - ARM Cortex-A5 536MHz MPU 324-TFBGA | Microchip
ATSAMA5D31A-CFUR

ATSAMA5D31A-CFUR - ARM Cortex-A5 536MHz MPU 324-TFBGA | Microchip

The Microchip (formerly Atmel) ATSAMA5D31A-CFUR is a high-performance, ultra-low-power ARM Cortex-A5 microprocessor unit (MPU) from the SAMA5D3 family, delivering up to 536 MHz core clock speed in a 324-ball TFBGA (15x15 mm) package. The single-core 32-bit Cortex-A5 core integrates 32 KB each of L1 instruction and data cache, 128 KB of internal SRAM, and a hardware floating-point unit (FPU), enabling Linux- and Android-class application processing at sub-1 W power envelopes. An ARM microprocessor (MPU) is a CPU-centric system-on-chip that integrates memory controllers, peripheral interfaces, and graphics subsystems, distinguishing it from microcontroller units (MCUs) by typically running rich operating systems from external DDR memory. The SAMA5D3 MPU family fits in the broader taxonomy of application processors: Cortex-A5 -> ARM Cortex-A series -> 32-bit application processor -> microprocessor -> system-on-chip -> semiconductor. This hierarchy matters for board architects selecting between MCU, MPU, and DSP based on OS complexity, peripheral bandwidth, and deterministic real-time requirements. Key differentiating features of the ATSAMA5D31A-CFUR include the 536 MHz Cortex-A5 core with NEON media engine, dual 16-bit DDR2/LPDDR/LPDDR2 controllers supporting up to 1 GB of external memory, hardware video decoder supporting up to 720p H.264, and an integrated LCD controller with TFT/STN support. The device integrates high-speed connectivity peripherals including three HS USB 2.0 ports (one with embedded HS PHY), dual Ethernet GMAC with 1588 PTP support, two CAN-FD controllers, and multiple SD/SDIO/MMC interfaces. The 324-TFBGA package provides the required signal density for this peripheral mix while maintaining a 15x15 mm footprint. The SAMA5D3 architecture is built on a low-power 65 nm process with multiple power domains, including a separate backup logic region powered by a coin cell for RTC and tamper detection during main power loss. The advanced power management controller supports DDR self-refresh, peripheral clock gating, and dynamic voltage frequency scaling (DVFS) to optimize energy efficiency across active, idle, and deep-sleep states. Typical applications include industrial human-machine interfaces (HMIs), smart energy gateways, building automation controllers, point-of-sale terminals, and portable medical data acquisition systems. The combination of LCD controller, capacitive touch interface, and Ethernet makes it well suited for connected operator panels in industrial automation. When designing with this MPU, ensure the PCB stackup supports DDR2/LPDDR2 signal integrity with controlled-impedance routing and matched trace lengths. The 324-ball TFBGA requires via-in-pad or microvia technology for reliable assembly, and decoupling must follow the reference schematic in the BSP board files to suppress core voltage transients. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found in the manufacturer datasheet, giving engineers a single decision-ready reference.

見積もり お問い合わせ
ATSAMA5D31A-CU - ARM Cortex-A5 MPU 536MHz 324-LFBGA | Microchip
ATSAMA5D31A-CU

ATSAMA5D31A-CU - ARM Cortex-A5 MPU 536MHz 324-LFBGA | Microchip

The Microchip ATSAMA5D31A-CU is a high-performance, ultra-low-power ARM Cortex-A5 microprocessor unit (MPU) in the SAMA5D3 family, operating at up to 536 MHz with a 32-bit core and integrated floating-point unit. It features 128 KB of internal SRAM, 32 KB each of L1 instruction and data cache, and ships in a 324-pin LFBGA (15x15 mm) industrial-temperature package. What is an ARM Cortex-A5 MPU? An MPU (Microprocessor Unit) is a high-integration processor designed for running full operating systems such as Linux or Android, in contrast to an MCU which typically runs a real-time OS or bare-metal firmware. The Cortex-A5 core from ARM implements the ARMv7-A architecture with a single-issue superscalar pipeline, NEON SIMD optional, and a hardware floating-point unit (VFPv4). The ATSAMA5D31A belongs to the Application Processor / Embedded MPU taxonomy, sitting above Cortex-M MCUs in the silicon hierarchy and below Cortex-A9/A53/A72 cores in performance. Key features of the ATSAMA5D31A-CU include a 536 MHz maximum CPU clock delivering 850 DMIPS, hardware FPU and NEON media engine, 128 KB on-chip SRAM, a 16-bit DDR2/LPDDR/LPDDR2 external memory controller, LCD controller with touchscreen, 10/100 Ethernet MAC, two HS USB 2.0 ports (host + device), two CAN controllers, and a rich set of serial peripherals (UART, SPI, TWI, I2S, SSC). It also integrates an image sensor interface (ISI) and an AES/TrueRNG crypto accelerator for secure applications. The SoC is built on a 65 nm low-power CMOS process and uses a multi-layer AHB/APB bus matrix for low-latency peripheral access. The dynamic power consumption is below 0.5 mW in deep-sleep retention mode (per the SAMA5D3 datasheet family data), making it well-suited to battery-backed industrial gateways and energy-harvesting endpoints. Typical applications include industrial HMI panels, building automation controllers, smart-grid concentrators, medical patient monitors, low-end POS terminals, and Linux-based IoT gateways. The integrated LCD controller and touchscreen make it a drop-in candidate for graphical operator-interface designs that previously required a discrete display controller. When designing with the ATSAMA5D31A-CU, pay careful attention to the DDR2/LPDDR PCB layout (matched impedance, length-matched DQS), the LFBGA ball-pitch thermal pad connection, and the boot sequence (Boot from NAND, SPI Flash, SDCard, or UART). A Linux BSP and AT91Bootstrap loader from Microchip are mandatory to bring up the board. This page synthesizes distributor pricing, drop-in SAMA5D3 family alternatives, and practical design notes not found in the manufacturer datasheet.

見積もり お問い合わせ
ATSAMA5D31A-CUR - 536MHz ARM Cortex-A5 MPU 324-LFBGA | Microchip
ATSAMA5D31A-CUR

ATSAMA5D31A-CUR - 536MHz ARM Cortex-A5 MPU 324-LFBGA | Microchip

The Microchip Technology ATSAMA5D31A-CUR is a high-performance, ultra-low-power ARM Cortex-A5 microprocessor unit (MPU) from the SAMA5D3 family, operating at up to 536MHz with a single 32-bit core, hardware floating-point unit, 32KB each of L1 instruction and data caches, and 128KB of internal SRAM. It is housed in a 324-pin LFBGA package (15mm x 15mm) on Tape & Reel, in the -CUR variant denoting industrial temperature range (-40C to +85C). The SAMA5D3 architecture integrates an LCD controller, DDR2/LPDDR2 memory controller, dual 10/100/1000 Ethernet MACs, USB 2.0 high-speed host and device, CAN, HS-SDMMC, NAND/NOR flash controllers, and multiple UART/SPI/TWI/I2S peripherals, making it suitable for connected industrial HMI, IoT gateways, and smart-energy terminals. An MPU (Microprocessor Unit) is a class of processor IC that requires external memory for program and data storage, in contrast to a microcontroller (MCU) which integrates Flash and RAM on-chip. The ATSAMA5D31A belongs to the Application Processor tier of the ARM ecosystem - more powerful than Cortex-M microcontrollers used in embedded sensor nodes, but more power-efficient than Cortex-A application processors found in tablets or smartphones. Its hypernym hierarchy is: ARM Cortex-A5 -> Cortex-A family -> ARMv7-A architecture -> 32-bit RISC processor -> MPU -> microprocessor -> integrated circuit -> semiconductor. Key differentiating specifications include 536MHz maximum CPU clock, NEON-style media processing engine absent in cost-reduced siblings, dual Gigabit-class EMAC with IEEE 1588 hardware timestamping, and 1.2V core supply with separate 1.8V/3.3V I/O domains. The part integrates an image sensor interface (ISI) for camera inputs and an embedded hardware crypto accelerator (not on all SAMA5D3 SKUs). Architecturally the SAMA5D31A uses the Cortex-A5 MPCore single-core configuration with NEON+FPU, dual AHB-Lite bus matrix, and a multi-layer system bus connecting L2-style 128KB SRAM to peripherals. Power management includes a ULP (Ultra-Low-Power) mode and multiple clock domains that can be individually gated - relevant for battery-backed industrial gateways and energy-harvesting nodes. Linux distributions from the mainline kernel and Buildroot/OpenWrt provide full BSP support, and Microchip ships the ATSAMA5D2-XULT and ATSAMA5D2B-XULT evaluation boards. Typical application domains include industrial HMI panels, IoT edge gateways, smart metering, building automation, medical patient monitors, point-of-sale terminals, and ruggedized vehicle telematics. It is also used in SCADA remote-terminal units (RTUs) and as a graphics-capable host for Qt/Linux-based operator interfaces where a Cortex-M4 MCU would be under-spec'd. When designing with the ATSAMA5D31A-CUR, ensure the DDR2/LPDDR2 trace lengths are matched within the datasheet-defined tolerances and the core 1.2V rail uses a low-noise DC-DC converter - the integrated PLL is sensitive to supply ripple. Boot configuration via BMS (Boot Mode Select) pins must be set before nRESET de-assertion. Linux BSP integration with the sama5d3-at91.dtsi device tree is required for peripheral bring-up. This page synthesizes distributor pricing, drop-in SAMA5D3 alternatives, comparison tables, and PCB design notes not found on the Microchip product brief alone, helping engineers select the right variant for industrial vs. extended-temperature deployments.

見積もり お問い合わせ